m2-internship/libunwind-eh_elf
1
0
Fork 0
mirror of https://github.com/tobast/libunwind-eh_elf.git synced 2024-11-22 07:37:38 +01:00
Code Issues Releases Activity

Make libunwind compile with recent versions of GAS.

Browse source 
Don't test read-only access to F0 and F1 registers --- according to
the SCRA manual, those locations cannot even be expressed in SPILL
descriptors and newer versions of GAS (as well as IAS) won't accept
.spillreg directives targeting those registers.
This commit is contained in:
David Mosberger-Tang 2006-07-25 21:34:32 -06:00
parent f176ad6fc6
commit cbd8648b33
2 changed files with 0 additions and 24 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

18
tests/Gia64-test-readonly.c
View file

@ -65,27 +65,9 @@ checker (void)
if ((ret = unw_set_reg (&c, UNW_IA64_IP, 99)) != -UNW_EREADONLYREG) if ((ret = unw_set_reg (&c, UNW_IA64_IP, 99)) != -UNW_EREADONLYREG)
panic ("%s: unw_set_reg (ip) returned %d instead of %d\n", panic ("%s: unw_set_reg (ip) returned %d instead of %d\n",
__FUNCTION__, ret, -UNW_EREADONLYREG); __FUNCTION__, ret, -UNW_EREADONLYREG);
if ((ret = unw_set_reg (&c, UNW_IA64_GR + 5, 99)) != -UNW_EREADONLYREG)
panic ("%s: unw_set_reg (r5) returned %d instead of %d\n",
__FUNCTION__, ret, -UNW_EREADONLYREG);
if ((ret = unw_set_reg (&c, UNW_IA64_GR + 6, 99)) != -UNW_EREADONLYREG)
panic ("%s: unw_set_reg (r6) returned %d instead of %d\n",
__FUNCTION__, ret, -UNW_EREADONLYREG);
if ((ret = unw_set_reg (&c, UNW_IA64_AR_LC, 99)) != -UNW_EREADONLYREG) if ((ret = unw_set_reg (&c, UNW_IA64_AR_LC, 99)) != -UNW_EREADONLYREG)
panic ("%s: unw_set_reg (ar.lc) returned %d instead of %d\n", panic ("%s: unw_set_reg (ar.lc) returned %d instead of %d\n",
__FUNCTION__, ret, -UNW_EREADONLYREG); __FUNCTION__, ret, -UNW_EREADONLYREG);
if ((ret = unw_set_reg (&c, UNW_IA64_BR + 2, 99)) != -UNW_EREADONLYREG)
panic ("%s: unw_set_reg (b2) returned %d instead of %d\n",
__FUNCTION__, ret, -UNW_EREADONLYREG);
if ((ret = unw_set_reg (&c, UNW_IA64_BR + 3, 99)) != -UNW_EREADONLYREG)
panic ("%s: unw_set_reg (b3) returned %d instead of %d\n",
__FUNCTION__, ret, -UNW_EREADONLYREG);
if ((ret = unw_set_fpreg (&c, UNW_IA64_FR + 2, fpval)) != -UNW_EREADONLYREG)
panic ("%s: unw_set_fpreg (f2) returned %d instead of %d\n",
__FUNCTION__, ret, -UNW_EREADONLYREG);
if ((ret = unw_set_fpreg (&c, UNW_IA64_FR + 3, fpval)) != -UNW_EREADONLYREG)
panic ("%s: unw_set_fpreg (f3) returned %d instead of %d\n",
__FUNCTION__, ret, -UNW_EREADONLYREG);
} }
int int

6
tests/ia64-test-readonly-asm.S
View file

@ -34,13 +34,7 @@ test_func:
alloc loc0 = ar.pfs, 1, 3, 0, 0 alloc loc0 = ar.pfs, 1, 3, 0, 0
mov loc1 = rp mov loc1 = rp
.save rp, r0 .save rp, r0
.spillreg r5, f0
.spillreg r6, f1
.spillreg f2, f0
.spillreg f3, f1
.save ar.lc, r0 .save ar.lc, r0
.spillreg b2, f0
.spillreg b3, f1
.body .body
mov loc2 = gp mov loc2 = gp
ld8 r2 = [in0], 8;; ld8 r2 = [in0], 8;;