Import biblio from CesASMe, split
This commit is contained in:
parent
90d49743f6
commit
eca94602bc
7 changed files with 289 additions and 0 deletions
6
manuscrit/biblio/bench_suites.bib
Normal file
6
manuscrit/biblio/bench_suites.bib
Normal file
|
|
@ -0,0 +1,6 @@
|
|||
@misc{bench:polybench,
|
||||
title={{PolyBench/C}: The polyhedral benchmark suite, version 4.2},
|
||||
author={Louis-No{\"e}l Pouchet and Tomofumi Yuki},
|
||||
note={\url{http://polybench.sf.net}},
|
||||
year={2016}
|
||||
}
|
||||
140
manuscrit/biblio/code_analyzers.bib
Normal file
140
manuscrit/biblio/code_analyzers.bib
Normal file
|
|
@ -0,0 +1,140 @@
|
|||
@inproceedings{uica,
|
||||
author = {Abel, Andreas and Reineke, Jan},
|
||||
title = {{UiCA}: Accurate Throughput Prediction of Basic Blocks on Recent Intel Microarchitectures},
|
||||
year = {2022},
|
||||
isbn = {9781450392815},
|
||||
publisher = {Association for Computing Machinery},
|
||||
address = {New York, NY, USA},
|
||||
url = {https://doi.org/10.1145/3524059.3532396},
|
||||
doi = {10.1145/3524059.3532396},
|
||||
booktitle = {Proceedings of the 36th ACM International Conference on Supercomputing},
|
||||
articleno = {33},
|
||||
numpages = {14},
|
||||
keywords = {simulation, benchmarking, pipeline model, optimization, performance, throughput prediction},
|
||||
location = {Virtual Event},
|
||||
series = {ICS '22}
|
||||
}
|
||||
|
||||
@article{ithemal,
|
||||
author = {Charith Mendis and
|
||||
Saman P. Amarasinghe and
|
||||
Michael Carbin},
|
||||
title = {Ithemal: Accurate, Portable and Fast Basic Block Throughput Estimation
|
||||
using Deep Neural Networks},
|
||||
journal = {CoRR},
|
||||
volume = {abs/1808.07412},
|
||||
year = {2018},
|
||||
url = {http://arxiv.org/abs/1808.07412},
|
||||
eprinttype = {arXiv},
|
||||
eprint = {1808.07412},
|
||||
timestamp = {Sun, 02 Sep 2018 15:01:55 +0200},
|
||||
biburl = {https://dblp.org/rec/journals/corr/abs-1808-07412.bib},
|
||||
bibsource = {dblp computer science bibliography, https://dblp.org}
|
||||
}
|
||||
|
||||
@inproceedings{bhive,
|
||||
author={Chen, Yishen and Brahmakshatriya, Ajay and Mendis, Charith and Renda, Alex and Atkinson, Eric and Sýkora, Ondřej and Amarasinghe, Saman and Carbin, Michael},
|
||||
booktitle={2019 IEEE International Symposium on Workload Characterization (IISWC)},
|
||||
title={BHive: A Benchmark Suite and Measurement Framework for Validating x86-64 Basic Block Performance Models},
|
||||
year={2019},
|
||||
volume={},
|
||||
number={},
|
||||
pages={167-177},
|
||||
doi={10.1109/IISWC47752.2019.9042166}}
|
||||
|
||||
@article{anica,
|
||||
author = {Ritter, Fabian and Hack, Sebastian},
|
||||
title = {AnICA: Analyzing Inconsistencies in Microarchitectural Code Analyzers},
|
||||
year = {2022},
|
||||
issue_date = {October 2022},
|
||||
publisher = {Association for Computing Machinery},
|
||||
address = {New York, NY, USA},
|
||||
volume = {6},
|
||||
number = {OOPSLA2},
|
||||
url = {https://doi.org/10.1145/3563288},
|
||||
doi = {10.1145/3563288},
|
||||
journal = {Proc. ACM Program. Lang.},
|
||||
month = {oct},
|
||||
articleno = {125},
|
||||
numpages = {29},
|
||||
keywords = {Throughput Prediction, Basic Blocks, Abstraction, Differential Testing}
|
||||
}
|
||||
|
||||
@inproceedings{palmed,
|
||||
author={Derumigny, Nicolas and Bastian, Théophile and Gruber, Fabian and Iooss, Guillaume and Guillon, Christophe and Pouchet, Louis-Noël and Rastello, Fabrice},
|
||||
booktitle={2022 IEEE/ACM International Symposium on Code Generation and Optimization (CGO)},
|
||||
title={PALMED: Throughput Characterization for Superscalar Architectures},
|
||||
year={2022},
|
||||
volume={},
|
||||
number={},
|
||||
pages={106-117},
|
||||
doi={10.1109/CGO53902.2022.9741289}
|
||||
}
|
||||
|
||||
|
||||
@misc{llvm-mca,
|
||||
author = {{Sony Corporation} and {LLVM Project}},
|
||||
title = {{LLVM} Machine Code Analyzer},
|
||||
howpublished = {\url{https://llvm.org/docs/CommandGuide/llvm-mca.html}},
|
||||
}
|
||||
|
||||
@misc{iaca,
|
||||
title={Intel Architecture Code Analyzer ({IACA})},
|
||||
author={{Intel Corporation}},
|
||||
howpublished={\url{https://software.intel.com/en-us/articles/intel-architecture-code-analyzer/}}
|
||||
}
|
||||
|
||||
|
||||
@INPROCEEDINGS{osaca1,
|
||||
author={Laukemann, Jan and Hammer, Julian and Hofmann, Johannes and Hager, Georg and Wellein, Gerhard},
|
||||
booktitle={2018 IEEE/ACM Performance Modeling, Benchmarking and Simulation of High Performance Computer Systems (PMBS)},
|
||||
title={Automated Instruction Stream Throughput Prediction for Intel and AMD Microarchitectures},
|
||||
year={2018},
|
||||
volume={},
|
||||
number={},
|
||||
pages={121-131},
|
||||
doi={10.1109/PMBS.2018.8641578}
|
||||
}
|
||||
|
||||
@INPROCEEDINGS{osaca2,
|
||||
author={Laukemann, Jan and Hammer, Julian and Hager, Georg and Wellein, Gerhard},
|
||||
booktitle={2019 IEEE/ACM Performance Modeling, Benchmarking and Simulation of High Performance Computer Systems (PMBS)},
|
||||
title={Automatic Throughput and Critical Path Analysis of x86 and ARM Assembly Kernels},
|
||||
year={2019},
|
||||
volume={},
|
||||
number={},
|
||||
pages={1-6},
|
||||
doi={10.1109/PMBS49563.2019.00006}
|
||||
}
|
||||
|
||||
@inproceedings{uopsinfo,
|
||||
title = {uops.info: Characterizing Latency, Throughput, and Port Usage of Instructions on Intel Microarchitectures},
|
||||
acmid = {3304062},
|
||||
address = {New York, NY, USA},
|
||||
author = {Abel, Andreas and Reineke, Jan},
|
||||
booktitle = {ASPLOS},
|
||||
doi = {10.1145/3297858.3304062},
|
||||
isbn = {978-1-4503-6240-5},
|
||||
location = {Providence, RI, USA},
|
||||
numpages = {14},
|
||||
pages = {673--686},
|
||||
publisher = {ACM},
|
||||
series = {ASPLOS '19},
|
||||
year = {2019},
|
||||
url = {http://doi.acm.org/10.1145/3297858.3304062}
|
||||
}
|
||||
|
||||
@article{nanobench,
|
||||
author = {Andreas Abel and Jan Reineke},
|
||||
title = {nano{B}ench: A Low-Overhead Tool for Running Microbenchmarks on x86 Systems},
|
||||
journal = {arXiv e-prints},
|
||||
volume = {abs/1911.03282},
|
||||
year = {2019},
|
||||
url = {http://arxiv.org/abs/1911.03282},
|
||||
archivePrefix = {arXiv},
|
||||
eprint = {1911.03282},
|
||||
timestamp = {Mon, 11 Nov 2019 18:38:09 +0100},
|
||||
biburl = {https://dblp.org/rec/journals/corr/abs-1911-03282.bib},
|
||||
bibsource = {dblp computer science bibliography, https://dblp.org}
|
||||
}
|
||||
|
||||
36
manuscrit/biblio/ecology.bib
Normal file
36
manuscrit/biblio/ecology.bib
Normal file
|
|
@ -0,0 +1,36 @@
|
|||
@misc{electricitymaps,
|
||||
author = {{Electricity Maps data}},
|
||||
howpublished = {\url{https://app.electricitymaps.com/}}
|
||||
}
|
||||
|
||||
|
||||
@techreport{poweredgeC6420lca,
|
||||
author={Dell},
|
||||
title={Estimated product carbon footprint for PowerEdge C6420},
|
||||
institution={Dell},
|
||||
month=February,
|
||||
year=2019,
|
||||
note={\url{https://i.dell.com/sites/csdocuments/CorpComm_Docs/en/carbon-footprint-poweredge-c6420.pdf}}
|
||||
}
|
||||
|
||||
@inproceedings{meta_ACT,
|
||||
author = {Gupta, Udit and Elgamal, Mariam and Hills, Gage and Wei, Gu-Yeon
|
||||
and Lee, Hsien-Hsin S. and Brooks, David and Wu, Carole-Jean},
|
||||
title = {ACT: Designing Sustainable Computer Systems with an Architectural
|
||||
Carbon Modeling Tool},
|
||||
year = {2022},
|
||||
isbn = {9781450386104},
|
||||
publisher = {Association for Computing Machinery},
|
||||
address = {New York, NY, USA},
|
||||
url = {https://doi.org/10.1145/3470496.3527408},
|
||||
doi = {10.1145/3470496.3527408},
|
||||
booktitle = {Proceedings of the 49th Annual International Symposium on
|
||||
Computer Architecture},
|
||||
pages = {784–799},
|
||||
numpages = {16},
|
||||
keywords = {energy, sustainable computing, manufacturing, computer
|
||||
architecture, mobile},
|
||||
location = {New York, New York},
|
||||
series = {ISCA '22}
|
||||
}
|
||||
|
||||
48
manuscrit/biblio/misc.bib
Normal file
48
manuscrit/biblio/misc.bib
Normal file
|
|
@ -0,0 +1,48 @@
|
|||
@phdthesis{phd:gruber,
|
||||
url = "http://www.theses.fr/2019GREAM071",
|
||||
title = "Performance Debugging Toolbox for Binaries: Sensitivity Analysis and Dependence Profiling",
|
||||
author = "Gruber, Fabian",
|
||||
school = "Université Grenoble Alpes",
|
||||
year = "2019",
|
||||
note = "2019GREAM071",
|
||||
url = "http://www.theses.fr/2019GREAM071/document",
|
||||
}
|
||||
|
||||
@article{kendalltau,
|
||||
title={A new measure of rank correlation},
|
||||
author={Kendall, Maurice G},
|
||||
journal={Biometrika},
|
||||
volume={30},
|
||||
number={1/2},
|
||||
pages={81--93},
|
||||
year={1938},
|
||||
publisher={JSTOR}
|
||||
}
|
||||
|
||||
@manual{ref:intel64_software_dev_reference_vol1,
|
||||
title = {Intel® 64 and IA-32 Architectures Software Developer’s Manual,
|
||||
volume 1},
|
||||
organization = {Intel Corporation},
|
||||
year = {2023},
|
||||
month = {June},
|
||||
}
|
||||
@manual{ref:amd64_architecture_dev_reference_vol2,
|
||||
title = {AMD64 Architecture Programmer’s Manual, volume 2},
|
||||
organization = {AMD},
|
||||
year = {2023},
|
||||
month = {June},
|
||||
}
|
||||
|
||||
@incollection{grid5000,
|
||||
title = {Adding Virtualization Capabilities to the {Grid'5000} Testbed},
|
||||
author = {Balouek, Daniel and Carpen Amarie, Alexandra and Charrier, Ghislain and Desprez, Fr{\'e}d{\'e}ric and Jeannot, Emmanuel and Jeanvoine, Emmanuel and L{\`e}bre, Adrien and Margery, David and Niclausse, Nicolas and Nussbaum, Lucas and Richard, Olivier and P{\'e}rez, Christian and Quesnel, Flavien and Rohr, Cyril and Sarzyniec, Luc},
|
||||
booktitle = {Cloud Computing and Services Science},
|
||||
publisher = {Springer International Publishing},
|
||||
pages = {3-20},
|
||||
volume = {367},
|
||||
editor = {Ivanov, Ivan I. and van Sinderen, Marten and Leymann, Frank and Shan, Tony },
|
||||
series = {Communications in Computer and Information Science },
|
||||
isbn = {978-3-319-04518-4 },
|
||||
doi = {10.1007/978-3-319-04519-1\_1 },
|
||||
year = {2013},
|
||||
}
|
||||
52
manuscrit/biblio/tools.bib
Normal file
52
manuscrit/biblio/tools.bib
Normal file
|
|
@ -0,0 +1,52 @@
|
|||
@misc{tool:perf,
|
||||
title={perf: Linux profiling with performance counters},
|
||||
author={{Linux Kernel}},
|
||||
howpublished={\url{http://perf.wiki.kernel.org/index.php/Main_Page}}
|
||||
}
|
||||
|
||||
@article{tool:hpctoolkit,
|
||||
author = {Adhianto, L. and Banerjee, S. and Fagan, M. and Krentel, M. and Marin, G. and Mellor-Crummey, J. and Tallent, N. R.},
|
||||
title = {HPCTOOLKIT: tools for performance analysis of optimized parallel programs},
|
||||
journal = {Concurrency and Computation: Practice and Experience},
|
||||
volume = {22},
|
||||
number = {6},
|
||||
pages = {685-701},
|
||||
keywords = {performance tools, call path profiling, tracing, binary analysis, execution monitoring},
|
||||
doi = {https://doi.org/10.1002/cpe.1553},
|
||||
url = {https://onlinelibrary.wiley.com/doi/abs/10.1002/cpe.1553},
|
||||
eprint = {https://onlinelibrary.wiley.com/doi/pdf/10.1002/cpe.1553},
|
||||
abstract = {Abstract HPCTOOLKIT is an integrated suite of tools that supports measurement, analysis, attribution, and presentation of application performance for both sequential and parallel programs. HPCTOOLKIT can pinpoint and quantify scalability bottlenecks in fully optimized parallel programs with a measurement overhead of only a few percent. Recently, new capabilities were added to HPCTOOLKIT for collecting call path profiles for fully optimized codes without any compiler support, pinpointing and quantifying bottlenecks in multithreaded programs, exploring performance information and source code using a new user interface, and displaying hierarchical space–time diagrams based on traces of asynchronous call path samples. This paper provides an overview of HPCTOOLKIT and illustrates its utility for performance analysis of parallel applications. Copyright © 2009 John Wiley \& Sons, Ltd.},
|
||||
year = {2010}
|
||||
}
|
||||
|
||||
@misc{tool:capstone,
|
||||
title={Capstone engine},
|
||||
author={Nguyen Anh Quynh and the Capstone collaborators},
|
||||
howpublished={\url{https://www.capstone-engine.org/}}
|
||||
}
|
||||
|
||||
@article{tool:valgrind,
|
||||
author = {Nicholas Nethercote and
|
||||
Julian Seward},
|
||||
title = {Valgrind: {A} Program Supervision Framework},
|
||||
journal = {Electr. Notes Theor. Comput. Sci.},
|
||||
volume = {89},
|
||||
number = {2},
|
||||
pages = {44--66},
|
||||
year = {2003},
|
||||
}
|
||||
|
||||
@techreport{tool:pluto,
|
||||
author = {Uday Bondhugula and J. Ramanujam and P.
|
||||
Sadayappan},
|
||||
title = {PLuTo: A Practical and Fully Automatic Polyhedral Parallelizer and Locality Optimizer},
|
||||
year = 2007,
|
||||
month = oct,
|
||||
number = "OSU-CISRC-10/07-TR70",
|
||||
institution = {The Ohio State University}
|
||||
}
|
||||
|
||||
@misc{tool:pocc,
|
||||
title={{PoCC}, the Polyhedral Compiler Collection},
|
||||
note={\url{https://www.cs.colostate.edu/~pouchet/software/pocc/}},
|
||||
}
|
||||
6
manuscrit/include/biblio.tex
Normal file
6
manuscrit/include/biblio.tex
Normal file
|
|
@ -0,0 +1,6 @@
|
|||
\usepackage[backend=biber,maxbibnames=10,style=numeric,sorting=none,defernumbers=true]{biblatex}
|
||||
\addbibresource{biblio/bench_suites.bib}
|
||||
\addbibresource{biblio/code_analyzers.bib}
|
||||
\addbibresource{biblio/ecology.bib}
|
||||
\addbibresource{biblio/misc.bib}
|
||||
\addbibresource{biblio/tools.bib}
|
||||
|
|
@ -1,6 +1,7 @@
|
|||
\documentclass[11pt,a4paper]{report}
|
||||
|
||||
\input{include/packages.tex}
|
||||
\input{include/biblio.tex}
|
||||
|
||||
\author{Théophile \textsc{Bastian}}
|
||||
\date{September 2023} % FIXME
|
||||
|
|
|
|||
Loading…
Reference in a new issue