tobast/phd-thesis
1
0
Fork 0
Code Issues Pull requests Projects Releases Packages Wiki Activity

Foundations: slightly more writeup

Browse source
This commit is contained in:
Théophile Bastian 2023-11-03 17:47:11 +01:00
parent 0bc865d5f9
commit c20ba8ea7e
1 changed files with 12 additions and 3 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

15
manuscrit/20_foundations/10_cpu_arch.tex
View file

@ -67,14 +67,23 @@ for the purposes of this manuscript.
A microarchitecture can be broken down into a few functional blocks, shown in
\autoref{fig:cpu_big_picture}, roughly amounting to a \emph{frontend}, a \emph{backend}, a
\emph{register file} and multiple \emph{data caches}.
\emph{register file}, multiple \emph{data caches} and a \emph{retire buffer}.
\medskip{}
\paragraph{Frontend.} The frontend is responsible for fetching the flow of
instruction bytes to be executed, decode them into instructions, and dispatch
them to execution units.
instruction bytes to be executed, break it down into operations executable by
the backend and issue them to execution units.
\paragraph{Backend.} The backend is composed of \emph{execution ports}, which
act as gateways to the actual \emph{execution units}. Those units are
responsible for the actual computations made by the processor.
\paragraph{Register file.} The register file holds the processor's registers,
on which computations are made.
\paragraph{Data caches.} The cache hierarchy (usually L1, L2 and L3) caches
data rows from the main memory, whose access latency would slow computation
down by several orders of magnitude if it was accessed directly. Usually, the
L1 cache resides directly in the computation core, while the L2 and L3 caches
are shared between multiple cores.