Include references from Carl Seger
This commit is contained in:
parent
9ce4235ca7
commit
84aedfe38e
1 changed files with 33 additions and 0 deletions
|
@ -42,3 +42,36 @@
|
|||
organization={ACM}
|
||||
}
|
||||
|
||||
@article{seger2005industrially,
|
||||
title={An industrially effective environment for formal hardware verification},
|
||||
author={Seger, C-JH and Jones, Robert B and O'Leary, John W and Melham, Tom and Aagaard, Mark D and Barrett, Clark and Syme, Don},
|
||||
journal={IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems},
|
||||
volume={24},
|
||||
number={9},
|
||||
pages={1381--1405},
|
||||
year={2005},
|
||||
publisher={IEEE}
|
||||
}
|
||||
|
||||
@misc{seger1993vos,
|
||||
title={Vos: A Formal Hardware Verification System User's Guide},
|
||||
author={Seger, Carl-Johan H},
|
||||
year={1993},
|
||||
publisher={University of British Columbia. Department of Computer Science}
|
||||
}
|
||||
|
||||
@inproceedings{seger2006integrating,
|
||||
title={Integrating design and verification-from simple idea to practical system},
|
||||
author={Seger, Carl},
|
||||
booktitle={Formal Methods and Models for Co-Design, 2006. MEMOCODE'06. Proceedings. Fourth ACM and IEEE International Conference on},
|
||||
pages={161--162},
|
||||
year={2006},
|
||||
organization={IEEE}
|
||||
}
|
||||
|
||||
@inproceedings{seger2006design,
|
||||
title={The design of a floating point execution unit using the Integrated Design and Verification (IDV) system},
|
||||
author={Seger, Carl},
|
||||
booktitle={Int. Workshop on Designing Correct Circuits},
|
||||
year={2006}
|
||||
}
|
||||
|
|
Loading…
Reference in a new issue