16c00db4bb
Pull AFS fixes from David Howells:
"Here's a set of patches that fix a number of bugs in the in-kernel AFS
client, including:
- Fix directory locking to not use individual page locks for
directory reading/scanning but rather to use a semaphore on the
afs_vnode struct as the directory contents must be read in a single
blob and data from different reads must not be mixed as the entire
contents may be shuffled about between reads.
- Fix address list parsing to handle port specifiers correctly.
- Only give up callback records on a server if we actually talked to
that server (we might not be able to access a server).
- Fix some callback handling bugs, including refcounting,
whole-volume callbacks and when callbacks actually get broken in
response to a CB.CallBack op.
- Fix some server/address rotation bugs, including giving up if we
can't probe a server; giving up if a server says it doesn't have a
volume, but there are more servers to try.
- Fix the decoding of fetched statuses to be OpenAFS compatible.
- Fix the handling of server lookups in Cache Manager ops (such as
CB.InitCallBackState3) to use a UUID if possible and to handle no
server being found.
- Fix a bug in server lookup where not all addresses are compared.
- Fix the non-encryption of calls that prevents some servers from
being accessed (this also requires an AF_RXRPC patch that has
already gone in through the net tree).
There's also a patch that adds tracepoints to log Cache Manager ops
that don't find a matching server, either by UUID or by address"
* tag 'afs-fixes-20180514' of git://git.kernel.org/pub/scm/linux/kernel/git/dhowells/linux-fs:
afs: Fix the non-encryption of calls
afs: Fix CB.CallBack handling
afs: Fix whole-volume callback handling
afs: Fix afs_find_server search loop
afs: Fix the handling of an unfound server in CM operations
afs: Add a tracepoint to record callbacks from unlisted servers
afs: Fix the handling of CB.InitCallBackState3 to find the server by UUID
afs: Fix VNOVOL handling in address rotation
afs: Fix AFSFetchStatus decoder to provide OpenAFS compatibility
afs: Fix server rotation's handling of fileserver probe failure
afs: Fix refcounting in callback registration
afs: Fix giving up callbacks on server destruction
afs: Fix address list parsing
afs: Fix directory page locking
3045 lines
No EOL
159 KiB
JSON
3045 lines
No EOL
159 KiB
JSON
[
|
|
{
|
|
"PublicDescription": "This event counts speculative cache-line split load uops dispatched to the L1 cache.",
|
|
"EventCode": "0x05",
|
|
"Counter": "0,1,2,3",
|
|
"UMask": "0x1",
|
|
"EventName": "MISALIGN_MEM_REF.LOADS",
|
|
"SampleAfterValue": "2000003",
|
|
"BriefDescription": "Speculative cache line split load uops dispatched to L1 cache",
|
|
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
|
},
|
|
{
|
|
"PublicDescription": "This event counts speculative cache line split store-address (STA) uops dispatched to the L1 cache.",
|
|
"EventCode": "0x05",
|
|
"Counter": "0,1,2,3",
|
|
"UMask": "0x2",
|
|
"EventName": "MISALIGN_MEM_REF.STORES",
|
|
"SampleAfterValue": "2000003",
|
|
"BriefDescription": "Speculative cache line split STA uops dispatched to L1 cache",
|
|
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
|
},
|
|
{
|
|
"PublicDescription": "Number of times a TSX line had a cache conflict.",
|
|
"EventCode": "0x54",
|
|
"Counter": "0,1,2,3",
|
|
"UMask": "0x1",
|
|
"EventName": "TX_MEM.ABORT_CONFLICT",
|
|
"SampleAfterValue": "2000003",
|
|
"BriefDescription": "Number of times a TSX line had a cache conflict",
|
|
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
|
},
|
|
{
|
|
"PublicDescription": "Number of times a TSX Abort was triggered due to an evicted line caused by a transaction overflow.",
|
|
"EventCode": "0x54",
|
|
"Counter": "0,1,2,3",
|
|
"UMask": "0x2",
|
|
"EventName": "TX_MEM.ABORT_CAPACITY_WRITE",
|
|
"SampleAfterValue": "2000003",
|
|
"BriefDescription": "Number of times a TSX Abort was triggered due to an evicted line caused by a transaction overflow",
|
|
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
|
},
|
|
{
|
|
"PublicDescription": "Number of times a TSX Abort was triggered due to a non-release/commit store to lock.",
|
|
"EventCode": "0x54",
|
|
"Counter": "0,1,2,3",
|
|
"UMask": "0x4",
|
|
"EventName": "TX_MEM.ABORT_HLE_STORE_TO_ELIDED_LOCK",
|
|
"SampleAfterValue": "2000003",
|
|
"BriefDescription": "Number of times a TSX Abort was triggered due to a non-release/commit store to lock",
|
|
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
|
},
|
|
{
|
|
"PublicDescription": "Number of times a TSX Abort was triggered due to commit but Lock Buffer not empty.",
|
|
"EventCode": "0x54",
|
|
"Counter": "0,1,2,3",
|
|
"UMask": "0x8",
|
|
"EventName": "TX_MEM.ABORT_HLE_ELISION_BUFFER_NOT_EMPTY",
|
|
"SampleAfterValue": "2000003",
|
|
"BriefDescription": "Number of times a TSX Abort was triggered due to commit but Lock Buffer not empty",
|
|
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
|
},
|
|
{
|
|
"PublicDescription": "Number of times a TSX Abort was triggered due to release/commit but data and address mismatch.",
|
|
"EventCode": "0x54",
|
|
"Counter": "0,1,2,3",
|
|
"UMask": "0x10",
|
|
"EventName": "TX_MEM.ABORT_HLE_ELISION_BUFFER_MISMATCH",
|
|
"SampleAfterValue": "2000003",
|
|
"BriefDescription": "Number of times a TSX Abort was triggered due to release/commit but data and address mismatch",
|
|
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
|
},
|
|
{
|
|
"PublicDescription": "Number of times a TSX Abort was triggered due to attempting an unsupported alignment from Lock Buffer.",
|
|
"EventCode": "0x54",
|
|
"Counter": "0,1,2,3",
|
|
"UMask": "0x20",
|
|
"EventName": "TX_MEM.ABORT_HLE_ELISION_BUFFER_UNSUPPORTED_ALIGNMENT",
|
|
"SampleAfterValue": "2000003",
|
|
"BriefDescription": "Number of times a TSX Abort was triggered due to attempting an unsupported alignment from Lock Buffer",
|
|
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
|
},
|
|
{
|
|
"PublicDescription": "Number of times we could not allocate Lock Buffer.",
|
|
"EventCode": "0x54",
|
|
"Counter": "0,1,2,3",
|
|
"UMask": "0x40",
|
|
"EventName": "TX_MEM.HLE_ELISION_BUFFER_FULL",
|
|
"SampleAfterValue": "2000003",
|
|
"BriefDescription": "Number of times we could not allocate Lock Buffer",
|
|
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
|
},
|
|
{
|
|
"EventCode": "0x5d",
|
|
"Counter": "0,1,2,3",
|
|
"UMask": "0x1",
|
|
"EventName": "TX_EXEC.MISC1",
|
|
"SampleAfterValue": "2000003",
|
|
"BriefDescription": "Counts the number of times a class of instructions that may cause a transactional abort was executed. Since this is the count of execution, it may not always cause a transactional abort.",
|
|
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
|
},
|
|
{
|
|
"PublicDescription": "Unfriendly TSX abort triggered by a vzeroupper instruction.",
|
|
"EventCode": "0x5d",
|
|
"Counter": "0,1,2,3",
|
|
"UMask": "0x2",
|
|
"EventName": "TX_EXEC.MISC2",
|
|
"SampleAfterValue": "2000003",
|
|
"BriefDescription": "Counts the number of times a class of instructions (e.g., vzeroupper) that may cause a transactional abort was executed inside a transactional region",
|
|
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
|
},
|
|
{
|
|
"PublicDescription": "Unfriendly TSX abort triggered by a nest count that is too deep.",
|
|
"EventCode": "0x5d",
|
|
"Counter": "0,1,2,3",
|
|
"UMask": "0x4",
|
|
"EventName": "TX_EXEC.MISC3",
|
|
"SampleAfterValue": "2000003",
|
|
"BriefDescription": "Counts the number of times an instruction execution caused the transactional nest count supported to be exceeded",
|
|
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
|
},
|
|
{
|
|
"PublicDescription": "RTM region detected inside HLE.",
|
|
"EventCode": "0x5d",
|
|
"Counter": "0,1,2,3",
|
|
"UMask": "0x8",
|
|
"EventName": "TX_EXEC.MISC4",
|
|
"SampleAfterValue": "2000003",
|
|
"BriefDescription": "Counts the number of times a XBEGIN instruction was executed inside an HLE transactional region.",
|
|
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
|
},
|
|
{
|
|
"EventCode": "0x5d",
|
|
"Counter": "0,1,2,3",
|
|
"UMask": "0x10",
|
|
"EventName": "TX_EXEC.MISC5",
|
|
"SampleAfterValue": "2000003",
|
|
"BriefDescription": "Counts the number of times an HLE XACQUIRE instruction was executed inside an RTM transactional region.",
|
|
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
|
},
|
|
{
|
|
"PublicDescription": "This event counts the number of memory ordering Machine Clears detected. Memory Ordering Machine Clears can result from one of the following:\n1. memory disambiguation,\n2. external snoop, or\n3. cross SMT-HW-thread snoop (stores) hitting load buffer.",
|
|
"EventCode": "0xC3",
|
|
"Counter": "0,1,2,3",
|
|
"UMask": "0x2",
|
|
"EventName": "MACHINE_CLEARS.MEMORY_ORDERING",
|
|
"SampleAfterValue": "100003",
|
|
"BriefDescription": "Counts the number of machine clears due to memory order conflicts.",
|
|
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
|
},
|
|
{
|
|
"PublicDescription": "Number of times we entered an HLE region\n does not count nested transactions.",
|
|
"EventCode": "0xc8",
|
|
"Counter": "0,1,2,3",
|
|
"UMask": "0x1",
|
|
"EventName": "HLE_RETIRED.START",
|
|
"SampleAfterValue": "2000003",
|
|
"BriefDescription": "Number of times we entered an HLE region; does not count nested transactions",
|
|
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
|
},
|
|
{
|
|
"PublicDescription": "Number of times HLE commit succeeded.",
|
|
"EventCode": "0xc8",
|
|
"Counter": "0,1,2,3",
|
|
"UMask": "0x2",
|
|
"EventName": "HLE_RETIRED.COMMIT",
|
|
"SampleAfterValue": "2000003",
|
|
"BriefDescription": "Number of times HLE commit succeeded",
|
|
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
|
},
|
|
{
|
|
"PEBS": "1",
|
|
"PublicDescription": "Number of times HLE abort was triggered (PEBS).",
|
|
"EventCode": "0xc8",
|
|
"Counter": "0,1,2,3",
|
|
"UMask": "0x4",
|
|
"EventName": "HLE_RETIRED.ABORTED",
|
|
"SampleAfterValue": "2000003",
|
|
"BriefDescription": "Number of times HLE abort was triggered (PEBS)",
|
|
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
|
},
|
|
{
|
|
"PublicDescription": "Number of times an HLE abort was attributed to a Memory condition (See TSX_Memory event for additional details).",
|
|
"EventCode": "0xc8",
|
|
"Counter": "0,1,2,3",
|
|
"UMask": "0x8",
|
|
"EventName": "HLE_RETIRED.ABORTED_MISC1",
|
|
"SampleAfterValue": "2000003",
|
|
"BriefDescription": "Number of times an HLE execution aborted due to various memory events (e.g., read/write capacity and conflicts).",
|
|
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
|
},
|
|
{
|
|
"PublicDescription": "Number of times the TSX watchdog signaled an HLE abort.",
|
|
"EventCode": "0xc8",
|
|
"Counter": "0,1,2,3",
|
|
"UMask": "0x10",
|
|
"EventName": "HLE_RETIRED.ABORTED_MISC2",
|
|
"SampleAfterValue": "2000003",
|
|
"BriefDescription": "Number of times an HLE execution aborted due to uncommon conditions",
|
|
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
|
},
|
|
{
|
|
"PublicDescription": "Number of times a disallowed operation caused an HLE abort.",
|
|
"EventCode": "0xc8",
|
|
"Counter": "0,1,2,3",
|
|
"UMask": "0x20",
|
|
"EventName": "HLE_RETIRED.ABORTED_MISC3",
|
|
"SampleAfterValue": "2000003",
|
|
"BriefDescription": "Number of times an HLE execution aborted due to HLE-unfriendly instructions",
|
|
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
|
},
|
|
{
|
|
"PublicDescription": "Number of times HLE caused a fault.",
|
|
"EventCode": "0xc8",
|
|
"Counter": "0,1,2,3",
|
|
"UMask": "0x40",
|
|
"EventName": "HLE_RETIRED.ABORTED_MISC4",
|
|
"SampleAfterValue": "2000003",
|
|
"BriefDescription": "Number of times an HLE execution aborted due to incompatible memory type",
|
|
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
|
},
|
|
{
|
|
"PublicDescription": "Number of times HLE aborted and was not due to the abort conditions in subevents 3-6.",
|
|
"EventCode": "0xc8",
|
|
"Counter": "0,1,2,3",
|
|
"UMask": "0x80",
|
|
"EventName": "HLE_RETIRED.ABORTED_MISC5",
|
|
"SampleAfterValue": "2000003",
|
|
"BriefDescription": "Number of times an HLE execution aborted due to none of the previous 4 categories (e.g. interrupts)",
|
|
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
|
},
|
|
{
|
|
"PublicDescription": "Number of times we entered an RTM region\n does not count nested transactions.",
|
|
"EventCode": "0xc9",
|
|
"Counter": "0,1,2,3",
|
|
"UMask": "0x1",
|
|
"EventName": "RTM_RETIRED.START",
|
|
"SampleAfterValue": "2000003",
|
|
"BriefDescription": "Number of times we entered an RTM region; does not count nested transactions",
|
|
"CounterHTOff": "0,1,2,3"
|
|
},
|
|
{
|
|
"PublicDescription": "Number of times RTM commit succeeded.",
|
|
"EventCode": "0xc9",
|
|
"Counter": "0,1,2,3",
|
|
"UMask": "0x2",
|
|
"EventName": "RTM_RETIRED.COMMIT",
|
|
"SampleAfterValue": "2000003",
|
|
"BriefDescription": "Number of times RTM commit succeeded",
|
|
"CounterHTOff": "0,1,2,3"
|
|
},
|
|
{
|
|
"PEBS": "1",
|
|
"PublicDescription": "Number of times RTM abort was triggered (PEBS).",
|
|
"EventCode": "0xc9",
|
|
"Counter": "0,1,2,3",
|
|
"UMask": "0x4",
|
|
"EventName": "RTM_RETIRED.ABORTED",
|
|
"SampleAfterValue": "2000003",
|
|
"BriefDescription": "Number of times RTM abort was triggered (PEBS)",
|
|
"CounterHTOff": "0,1,2,3"
|
|
},
|
|
{
|
|
"PublicDescription": "Number of times an RTM abort was attributed to a Memory condition (See TSX_Memory event for additional details).",
|
|
"EventCode": "0xc9",
|
|
"Counter": "0,1,2,3",
|
|
"UMask": "0x8",
|
|
"EventName": "RTM_RETIRED.ABORTED_MISC1",
|
|
"SampleAfterValue": "2000003",
|
|
"BriefDescription": "Number of times an RTM execution aborted due to various memory events (e.g. read/write capacity and conflicts)",
|
|
"CounterHTOff": "0,1,2,3"
|
|
},
|
|
{
|
|
"PublicDescription": "Number of times the TSX watchdog signaled an RTM abort.",
|
|
"EventCode": "0xc9",
|
|
"Counter": "0,1,2,3",
|
|
"UMask": "0x10",
|
|
"EventName": "RTM_RETIRED.ABORTED_MISC2",
|
|
"SampleAfterValue": "2000003",
|
|
"BriefDescription": "Number of times an RTM execution aborted due to various memory events (e.g., read/write capacity and conflicts).",
|
|
"CounterHTOff": "0,1,2,3"
|
|
},
|
|
{
|
|
"PublicDescription": "Number of times a disallowed operation caused an RTM abort.",
|
|
"EventCode": "0xc9",
|
|
"Counter": "0,1,2,3",
|
|
"UMask": "0x20",
|
|
"EventName": "RTM_RETIRED.ABORTED_MISC3",
|
|
"SampleAfterValue": "2000003",
|
|
"BriefDescription": "Number of times an RTM execution aborted due to HLE-unfriendly instructions",
|
|
"CounterHTOff": "0,1,2,3"
|
|
},
|
|
{
|
|
"PublicDescription": "Number of times a RTM caused a fault.",
|
|
"EventCode": "0xc9",
|
|
"Counter": "0,1,2,3",
|
|
"UMask": "0x40",
|
|
"EventName": "RTM_RETIRED.ABORTED_MISC4",
|
|
"SampleAfterValue": "2000003",
|
|
"BriefDescription": "Number of times an RTM execution aborted due to incompatible memory type",
|
|
"CounterHTOff": "0,1,2,3"
|
|
},
|
|
{
|
|
"PublicDescription": "Number of times RTM aborted and was not due to the abort conditions in subevents 3-6.",
|
|
"EventCode": "0xc9",
|
|
"Counter": "0,1,2,3",
|
|
"UMask": "0x80",
|
|
"EventName": "RTM_RETIRED.ABORTED_MISC5",
|
|
"SampleAfterValue": "2000003",
|
|
"BriefDescription": "Number of times an RTM execution aborted due to none of the previous 4 categories (e.g. interrupt)",
|
|
"CounterHTOff": "0,1,2,3"
|
|
},
|
|
{
|
|
"PEBS": "2",
|
|
"PublicDescription": "This event counts loads with latency value being above four.",
|
|
"EventCode": "0xCD",
|
|
"MSRValue": "0x4",
|
|
"Counter": "3",
|
|
"UMask": "0x1",
|
|
"Errata": "BDM100, BDM35",
|
|
"EventName": "MEM_TRANS_RETIRED.LOAD_LATENCY_GT_4",
|
|
"MSRIndex": "0x3F6",
|
|
"SampleAfterValue": "100003",
|
|
"BriefDescription": "Loads with latency value being above 4",
|
|
"TakenAlone": "1",
|
|
"CounterHTOff": "3"
|
|
},
|
|
{
|
|
"PEBS": "2",
|
|
"PublicDescription": "This event counts loads with latency value being above eight.",
|
|
"EventCode": "0xCD",
|
|
"MSRValue": "0x8",
|
|
"Counter": "3",
|
|
"UMask": "0x1",
|
|
"Errata": "BDM100, BDM35",
|
|
"EventName": "MEM_TRANS_RETIRED.LOAD_LATENCY_GT_8",
|
|
"MSRIndex": "0x3F6",
|
|
"SampleAfterValue": "50021",
|
|
"BriefDescription": "Loads with latency value being above 8",
|
|
"TakenAlone": "1",
|
|
"CounterHTOff": "3"
|
|
},
|
|
{
|
|
"PEBS": "2",
|
|
"PublicDescription": "This event counts loads with latency value being above 16.",
|
|
"EventCode": "0xCD",
|
|
"MSRValue": "0x10",
|
|
"Counter": "3",
|
|
"UMask": "0x1",
|
|
"Errata": "BDM100, BDM35",
|
|
"EventName": "MEM_TRANS_RETIRED.LOAD_LATENCY_GT_16",
|
|
"MSRIndex": "0x3F6",
|
|
"SampleAfterValue": "20011",
|
|
"BriefDescription": "Loads with latency value being above 16",
|
|
"TakenAlone": "1",
|
|
"CounterHTOff": "3"
|
|
},
|
|
{
|
|
"PEBS": "2",
|
|
"PublicDescription": "This event counts loads with latency value being above 32.",
|
|
"EventCode": "0xCD",
|
|
"MSRValue": "0x20",
|
|
"Counter": "3",
|
|
"UMask": "0x1",
|
|
"Errata": "BDM100, BDM35",
|
|
"EventName": "MEM_TRANS_RETIRED.LOAD_LATENCY_GT_32",
|
|
"MSRIndex": "0x3F6",
|
|
"SampleAfterValue": "100007",
|
|
"BriefDescription": "Loads with latency value being above 32",
|
|
"TakenAlone": "1",
|
|
"CounterHTOff": "3"
|
|
},
|
|
{
|
|
"PEBS": "2",
|
|
"PublicDescription": "This event counts loads with latency value being above 64.",
|
|
"EventCode": "0xCD",
|
|
"MSRValue": "0x40",
|
|
"Counter": "3",
|
|
"UMask": "0x1",
|
|
"Errata": "BDM100, BDM35",
|
|
"EventName": "MEM_TRANS_RETIRED.LOAD_LATENCY_GT_64",
|
|
"MSRIndex": "0x3F6",
|
|
"SampleAfterValue": "2003",
|
|
"BriefDescription": "Loads with latency value being above 64",
|
|
"TakenAlone": "1",
|
|
"CounterHTOff": "3"
|
|
},
|
|
{
|
|
"PEBS": "2",
|
|
"PublicDescription": "This event counts loads with latency value being above 128.",
|
|
"EventCode": "0xCD",
|
|
"MSRValue": "0x80",
|
|
"Counter": "3",
|
|
"UMask": "0x1",
|
|
"Errata": "BDM100, BDM35",
|
|
"EventName": "MEM_TRANS_RETIRED.LOAD_LATENCY_GT_128",
|
|
"MSRIndex": "0x3F6",
|
|
"SampleAfterValue": "1009",
|
|
"BriefDescription": "Loads with latency value being above 128",
|
|
"TakenAlone": "1",
|
|
"CounterHTOff": "3"
|
|
},
|
|
{
|
|
"PEBS": "2",
|
|
"PublicDescription": "This event counts loads with latency value being above 256.",
|
|
"EventCode": "0xCD",
|
|
"MSRValue": "0x100",
|
|
"Counter": "3",
|
|
"UMask": "0x1",
|
|
"Errata": "BDM100, BDM35",
|
|
"EventName": "MEM_TRANS_RETIRED.LOAD_LATENCY_GT_256",
|
|
"MSRIndex": "0x3F6",
|
|
"SampleAfterValue": "503",
|
|
"BriefDescription": "Loads with latency value being above 256",
|
|
"TakenAlone": "1",
|
|
"CounterHTOff": "3"
|
|
},
|
|
{
|
|
"PEBS": "2",
|
|
"PublicDescription": "This event counts loads with latency value being above 512.",
|
|
"EventCode": "0xCD",
|
|
"MSRValue": "0x200",
|
|
"Counter": "3",
|
|
"UMask": "0x1",
|
|
"Errata": "BDM100, BDM35",
|
|
"EventName": "MEM_TRANS_RETIRED.LOAD_LATENCY_GT_512",
|
|
"MSRIndex": "0x3F6",
|
|
"SampleAfterValue": "101",
|
|
"BriefDescription": "Loads with latency value being above 512",
|
|
"TakenAlone": "1",
|
|
"CounterHTOff": "3"
|
|
},
|
|
{
|
|
"PublicDescription": "tbd Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.",
|
|
"EventCode": "0xB7, 0xBB",
|
|
"MSRValue": "0x2000020001 ",
|
|
"Counter": "0,1,2,3",
|
|
"UMask": "0x1",
|
|
"EventName": "OFFCORE_RESPONSE.DEMAND_DATA_RD.SUPPLIER_NONE.SNOOP_NON_DRAM",
|
|
"MSRIndex": "0x1a6,0x1a7",
|
|
"SampleAfterValue": "100003",
|
|
"BriefDescription": "DEMAND_DATA_RD & SUPPLIER_NONE & SNOOP_NON_DRAM",
|
|
"Offcore": "1",
|
|
"CounterHTOff": "0,1,2,3"
|
|
},
|
|
{
|
|
"PublicDescription": "Counts demand data reads that hit in the L3 and the target was non-DRAM system address. Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.",
|
|
"EventCode": "0xB7, 0xBB",
|
|
"MSRValue": "0x20003c0001 ",
|
|
"Counter": "0,1,2,3",
|
|
"UMask": "0x1",
|
|
"EventName": "OFFCORE_RESPONSE.DEMAND_DATA_RD.L3_HIT.SNOOP_NON_DRAM",
|
|
"MSRIndex": "0x1a6,0x1a7",
|
|
"SampleAfterValue": "100003",
|
|
"BriefDescription": "Counts demand data reads that hit in the L3 and the target was non-DRAM system address.",
|
|
"Offcore": "1",
|
|
"CounterHTOff": "0,1,2,3"
|
|
},
|
|
{
|
|
"PublicDescription": "tbd Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.",
|
|
"EventCode": "0xB7, 0xBB",
|
|
"MSRValue": "0x0084000001 ",
|
|
"Counter": "0,1,2,3",
|
|
"UMask": "0x1",
|
|
"EventName": "OFFCORE_RESPONSE.DEMAND_DATA_RD.L3_MISS_LOCAL_DRAM.SNOOP_NONE",
|
|
"MSRIndex": "0x1a6,0x1a7",
|
|
"SampleAfterValue": "100003",
|
|
"BriefDescription": "DEMAND_DATA_RD & L3_MISS_LOCAL_DRAM & SNOOP_NONE",
|
|
"Offcore": "1",
|
|
"CounterHTOff": "0,1,2,3"
|
|
},
|
|
{
|
|
"PublicDescription": "tbd Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.",
|
|
"EventCode": "0xB7, 0xBB",
|
|
"MSRValue": "0x0104000001 ",
|
|
"Counter": "0,1,2,3",
|
|
"UMask": "0x1",
|
|
"EventName": "OFFCORE_RESPONSE.DEMAND_DATA_RD.L3_MISS_LOCAL_DRAM.SNOOP_NOT_NEEDED",
|
|
"MSRIndex": "0x1a6,0x1a7",
|
|
"SampleAfterValue": "100003",
|
|
"BriefDescription": "DEMAND_DATA_RD & L3_MISS_LOCAL_DRAM & SNOOP_NOT_NEEDED",
|
|
"Offcore": "1",
|
|
"CounterHTOff": "0,1,2,3"
|
|
},
|
|
{
|
|
"PublicDescription": "tbd Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.",
|
|
"EventCode": "0xB7, 0xBB",
|
|
"MSRValue": "0x0204000001 ",
|
|
"Counter": "0,1,2,3",
|
|
"UMask": "0x1",
|
|
"EventName": "OFFCORE_RESPONSE.DEMAND_DATA_RD.L3_MISS_LOCAL_DRAM.SNOOP_MISS",
|
|
"MSRIndex": "0x1a6,0x1a7",
|
|
"SampleAfterValue": "100003",
|
|
"BriefDescription": "DEMAND_DATA_RD & L3_MISS_LOCAL_DRAM & SNOOP_MISS",
|
|
"Offcore": "1",
|
|
"CounterHTOff": "0,1,2,3"
|
|
},
|
|
{
|
|
"PublicDescription": "tbd Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.",
|
|
"EventCode": "0xB7, 0xBB",
|
|
"MSRValue": "0x0404000001 ",
|
|
"Counter": "0,1,2,3",
|
|
"UMask": "0x1",
|
|
"EventName": "OFFCORE_RESPONSE.DEMAND_DATA_RD.L3_MISS_LOCAL_DRAM.SNOOP_HIT_NO_FWD",
|
|
"MSRIndex": "0x1a6,0x1a7",
|
|
"SampleAfterValue": "100003",
|
|
"BriefDescription": "DEMAND_DATA_RD & L3_MISS_LOCAL_DRAM & SNOOP_HIT_NO_FWD",
|
|
"Offcore": "1",
|
|
"CounterHTOff": "0,1,2,3"
|
|
},
|
|
{
|
|
"PublicDescription": "tbd Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.",
|
|
"EventCode": "0xB7, 0xBB",
|
|
"MSRValue": "0x1004000001 ",
|
|
"Counter": "0,1,2,3",
|
|
"UMask": "0x1",
|
|
"EventName": "OFFCORE_RESPONSE.DEMAND_DATA_RD.L3_MISS_LOCAL_DRAM.SNOOP_HITM",
|
|
"MSRIndex": "0x1a6,0x1a7",
|
|
"SampleAfterValue": "100003",
|
|
"BriefDescription": "DEMAND_DATA_RD & L3_MISS_LOCAL_DRAM & SNOOP_HITM",
|
|
"Offcore": "1",
|
|
"CounterHTOff": "0,1,2,3"
|
|
},
|
|
{
|
|
"PublicDescription": "tbd Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.",
|
|
"EventCode": "0xB7, 0xBB",
|
|
"MSRValue": "0x2004000001 ",
|
|
"Counter": "0,1,2,3",
|
|
"UMask": "0x1",
|
|
"EventName": "OFFCORE_RESPONSE.DEMAND_DATA_RD.L3_MISS_LOCAL_DRAM.SNOOP_NON_DRAM",
|
|
"MSRIndex": "0x1a6,0x1a7",
|
|
"SampleAfterValue": "100003",
|
|
"BriefDescription": "DEMAND_DATA_RD & L3_MISS_LOCAL_DRAM & SNOOP_NON_DRAM",
|
|
"Offcore": "1",
|
|
"CounterHTOff": "0,1,2,3"
|
|
},
|
|
{
|
|
"PublicDescription": "tbd Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.",
|
|
"EventCode": "0xB7, 0xBB",
|
|
"MSRValue": "0x3f84000001 ",
|
|
"Counter": "0,1,2,3",
|
|
"UMask": "0x1",
|
|
"EventName": "OFFCORE_RESPONSE.DEMAND_DATA_RD.L3_MISS_LOCAL_DRAM.ANY_SNOOP",
|
|
"MSRIndex": "0x1a6,0x1a7",
|
|
"SampleAfterValue": "100003",
|
|
"BriefDescription": "DEMAND_DATA_RD & L3_MISS_LOCAL_DRAM & ANY_SNOOP",
|
|
"Offcore": "1",
|
|
"CounterHTOff": "0,1,2,3"
|
|
},
|
|
{
|
|
"PublicDescription": "Counts demand data reads that miss the L3 with no details on snoop-related information. Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.",
|
|
"EventCode": "0xB7, 0xBB",
|
|
"MSRValue": "0x00bc000001 ",
|
|
"Counter": "0,1,2,3",
|
|
"UMask": "0x1",
|
|
"EventName": "OFFCORE_RESPONSE.DEMAND_DATA_RD.L3_MISS.SNOOP_NONE",
|
|
"MSRIndex": "0x1a6,0x1a7",
|
|
"SampleAfterValue": "100003",
|
|
"BriefDescription": "Counts demand data reads that miss the L3 with no details on snoop-related information.",
|
|
"Offcore": "1",
|
|
"CounterHTOff": "0,1,2,3"
|
|
},
|
|
{
|
|
"PublicDescription": "tbd Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.",
|
|
"EventCode": "0xB7, 0xBB",
|
|
"MSRValue": "0x013c000001 ",
|
|
"Counter": "0,1,2,3",
|
|
"UMask": "0x1",
|
|
"EventName": "OFFCORE_RESPONSE.DEMAND_DATA_RD.L3_MISS.SNOOP_NOT_NEEDED",
|
|
"MSRIndex": "0x1a6,0x1a7",
|
|
"SampleAfterValue": "100003",
|
|
"BriefDescription": "DEMAND_DATA_RD & L3_MISS & SNOOP_NOT_NEEDED",
|
|
"Offcore": "1",
|
|
"CounterHTOff": "0,1,2,3"
|
|
},
|
|
{
|
|
"PublicDescription": "Counts demand data reads that miss the L3 with a snoop miss response. Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.",
|
|
"EventCode": "0xB7, 0xBB",
|
|
"MSRValue": "0x023c000001 ",
|
|
"Counter": "0,1,2,3",
|
|
"UMask": "0x1",
|
|
"EventName": "OFFCORE_RESPONSE.DEMAND_DATA_RD.L3_MISS.SNOOP_MISS",
|
|
"MSRIndex": "0x1a6,0x1a7",
|
|
"SampleAfterValue": "100003",
|
|
"BriefDescription": "Counts demand data reads that miss the L3 with a snoop miss response.",
|
|
"Offcore": "1",
|
|
"CounterHTOff": "0,1,2,3"
|
|
},
|
|
{
|
|
"PublicDescription": "tbd Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.",
|
|
"EventCode": "0xB7, 0xBB",
|
|
"MSRValue": "0x043c000001 ",
|
|
"Counter": "0,1,2,3",
|
|
"UMask": "0x1",
|
|
"EventName": "OFFCORE_RESPONSE.DEMAND_DATA_RD.L3_MISS.SNOOP_HIT_NO_FWD",
|
|
"MSRIndex": "0x1a6,0x1a7",
|
|
"SampleAfterValue": "100003",
|
|
"BriefDescription": "DEMAND_DATA_RD & L3_MISS & SNOOP_HIT_NO_FWD",
|
|
"Offcore": "1",
|
|
"CounterHTOff": "0,1,2,3"
|
|
},
|
|
{
|
|
"PublicDescription": "Counts all demand data writes (RFOs) that hit in the L3 and the target was non-DRAM system address. Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.",
|
|
"EventCode": "0xB7, 0xBB",
|
|
"MSRValue": "0x20003c0002 ",
|
|
"Counter": "0,1,2,3",
|
|
"UMask": "0x1",
|
|
"EventName": "OFFCORE_RESPONSE.DEMAND_RFO.L3_HIT.SNOOP_NON_DRAM",
|
|
"MSRIndex": "0x1a6,0x1a7",
|
|
"SampleAfterValue": "100003",
|
|
"BriefDescription": "Counts all demand data writes (RFOs) that hit in the L3 and the target was non-DRAM system address.",
|
|
"Offcore": "1",
|
|
"CounterHTOff": "0,1,2,3"
|
|
},
|
|
{
|
|
"PublicDescription": "tbd Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.",
|
|
"EventCode": "0xB7, 0xBB",
|
|
"MSRValue": "0x3f84000002 ",
|
|
"Counter": "0,1,2,3",
|
|
"UMask": "0x1",
|
|
"EventName": "OFFCORE_RESPONSE.DEMAND_RFO.L3_MISS_LOCAL_DRAM.ANY_SNOOP",
|
|
"MSRIndex": "0x1a6,0x1a7",
|
|
"SampleAfterValue": "100003",
|
|
"BriefDescription": "DEMAND_RFO & L3_MISS_LOCAL_DRAM & ANY_SNOOP",
|
|
"Offcore": "1",
|
|
"CounterHTOff": "0,1,2,3"
|
|
},
|
|
{
|
|
"PublicDescription": "Counts all demand data writes (RFOs) that miss the L3 with no details on snoop-related information. Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.",
|
|
"EventCode": "0xB7, 0xBB",
|
|
"MSRValue": "0x00bc000002 ",
|
|
"Counter": "0,1,2,3",
|
|
"UMask": "0x1",
|
|
"EventName": "OFFCORE_RESPONSE.DEMAND_RFO.L3_MISS.SNOOP_NONE",
|
|
"MSRIndex": "0x1a6,0x1a7",
|
|
"SampleAfterValue": "100003",
|
|
"BriefDescription": "Counts all demand data writes (RFOs) that miss the L3 with no details on snoop-related information.",
|
|
"Offcore": "1",
|
|
"CounterHTOff": "0,1,2,3"
|
|
},
|
|
{
|
|
"PublicDescription": "tbd Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.",
|
|
"EventCode": "0xB7, 0xBB",
|
|
"MSRValue": "0x013c000002 ",
|
|
"Counter": "0,1,2,3",
|
|
"UMask": "0x1",
|
|
"EventName": "OFFCORE_RESPONSE.DEMAND_RFO.L3_MISS.SNOOP_NOT_NEEDED",
|
|
"MSRIndex": "0x1a6,0x1a7",
|
|
"SampleAfterValue": "100003",
|
|
"BriefDescription": "DEMAND_RFO & L3_MISS & SNOOP_NOT_NEEDED",
|
|
"Offcore": "1",
|
|
"CounterHTOff": "0,1,2,3"
|
|
},
|
|
{
|
|
"PublicDescription": "Counts all demand data writes (RFOs) that miss the L3 with a snoop miss response. Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.",
|
|
"EventCode": "0xB7, 0xBB",
|
|
"MSRValue": "0x023c000002 ",
|
|
"Counter": "0,1,2,3",
|
|
"UMask": "0x1",
|
|
"EventName": "OFFCORE_RESPONSE.DEMAND_RFO.L3_MISS.SNOOP_MISS",
|
|
"MSRIndex": "0x1a6,0x1a7",
|
|
"SampleAfterValue": "100003",
|
|
"BriefDescription": "Counts all demand data writes (RFOs) that miss the L3 with a snoop miss response.",
|
|
"Offcore": "1",
|
|
"CounterHTOff": "0,1,2,3"
|
|
},
|
|
{
|
|
"PublicDescription": "tbd Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.",
|
|
"EventCode": "0xB7, 0xBB",
|
|
"MSRValue": "0x043c000002 ",
|
|
"Counter": "0,1,2,3",
|
|
"UMask": "0x1",
|
|
"EventName": "OFFCORE_RESPONSE.DEMAND_RFO.L3_MISS.SNOOP_HIT_NO_FWD",
|
|
"MSRIndex": "0x1a6,0x1a7",
|
|
"SampleAfterValue": "100003",
|
|
"BriefDescription": "DEMAND_RFO & L3_MISS & SNOOP_HIT_NO_FWD",
|
|
"Offcore": "1",
|
|
"CounterHTOff": "0,1,2,3"
|
|
},
|
|
{
|
|
"PublicDescription": "tbd Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.",
|
|
"EventCode": "0xB7, 0xBB",
|
|
"MSRValue": "0x2000020004 ",
|
|
"Counter": "0,1,2,3",
|
|
"UMask": "0x1",
|
|
"EventName": "OFFCORE_RESPONSE.DEMAND_CODE_RD.SUPPLIER_NONE.SNOOP_NON_DRAM",
|
|
"MSRIndex": "0x1a6,0x1a7",
|
|
"SampleAfterValue": "100003",
|
|
"BriefDescription": "DEMAND_CODE_RD & SUPPLIER_NONE & SNOOP_NON_DRAM",
|
|
"Offcore": "1",
|
|
"CounterHTOff": "0,1,2,3"
|
|
},
|
|
{
|
|
"PublicDescription": "Counts all demand code reads that hit in the L3 and the target was non-DRAM system address. Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.",
|
|
"EventCode": "0xB7, 0xBB",
|
|
"MSRValue": "0x20003c0004 ",
|
|
"Counter": "0,1,2,3",
|
|
"UMask": "0x1",
|
|
"EventName": "OFFCORE_RESPONSE.DEMAND_CODE_RD.L3_HIT.SNOOP_NON_DRAM",
|
|
"MSRIndex": "0x1a6,0x1a7",
|
|
"SampleAfterValue": "100003",
|
|
"BriefDescription": "Counts all demand code reads that hit in the L3 and the target was non-DRAM system address.",
|
|
"Offcore": "1",
|
|
"CounterHTOff": "0,1,2,3"
|
|
},
|
|
{
|
|
"PublicDescription": "tbd Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.",
|
|
"EventCode": "0xB7, 0xBB",
|
|
"MSRValue": "0x0084000004 ",
|
|
"Counter": "0,1,2,3",
|
|
"UMask": "0x1",
|
|
"EventName": "OFFCORE_RESPONSE.DEMAND_CODE_RD.L3_MISS_LOCAL_DRAM.SNOOP_NONE",
|
|
"MSRIndex": "0x1a6,0x1a7",
|
|
"SampleAfterValue": "100003",
|
|
"BriefDescription": "DEMAND_CODE_RD & L3_MISS_LOCAL_DRAM & SNOOP_NONE",
|
|
"Offcore": "1",
|
|
"CounterHTOff": "0,1,2,3"
|
|
},
|
|
{
|
|
"PublicDescription": "tbd Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.",
|
|
"EventCode": "0xB7, 0xBB",
|
|
"MSRValue": "0x0104000004 ",
|
|
"Counter": "0,1,2,3",
|
|
"UMask": "0x1",
|
|
"EventName": "OFFCORE_RESPONSE.DEMAND_CODE_RD.L3_MISS_LOCAL_DRAM.SNOOP_NOT_NEEDED",
|
|
"MSRIndex": "0x1a6,0x1a7",
|
|
"SampleAfterValue": "100003",
|
|
"BriefDescription": "DEMAND_CODE_RD & L3_MISS_LOCAL_DRAM & SNOOP_NOT_NEEDED",
|
|
"Offcore": "1",
|
|
"CounterHTOff": "0,1,2,3"
|
|
},
|
|
{
|
|
"PublicDescription": "tbd Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.",
|
|
"EventCode": "0xB7, 0xBB",
|
|
"MSRValue": "0x0204000004 ",
|
|
"Counter": "0,1,2,3",
|
|
"UMask": "0x1",
|
|
"EventName": "OFFCORE_RESPONSE.DEMAND_CODE_RD.L3_MISS_LOCAL_DRAM.SNOOP_MISS",
|
|
"MSRIndex": "0x1a6,0x1a7",
|
|
"SampleAfterValue": "100003",
|
|
"BriefDescription": "DEMAND_CODE_RD & L3_MISS_LOCAL_DRAM & SNOOP_MISS",
|
|
"Offcore": "1",
|
|
"CounterHTOff": "0,1,2,3"
|
|
},
|
|
{
|
|
"PublicDescription": "tbd Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.",
|
|
"EventCode": "0xB7, 0xBB",
|
|
"MSRValue": "0x0404000004 ",
|
|
"Counter": "0,1,2,3",
|
|
"UMask": "0x1",
|
|
"EventName": "OFFCORE_RESPONSE.DEMAND_CODE_RD.L3_MISS_LOCAL_DRAM.SNOOP_HIT_NO_FWD",
|
|
"MSRIndex": "0x1a6,0x1a7",
|
|
"SampleAfterValue": "100003",
|
|
"BriefDescription": "DEMAND_CODE_RD & L3_MISS_LOCAL_DRAM & SNOOP_HIT_NO_FWD",
|
|
"Offcore": "1",
|
|
"CounterHTOff": "0,1,2,3"
|
|
},
|
|
{
|
|
"PublicDescription": "tbd Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.",
|
|
"EventCode": "0xB7, 0xBB",
|
|
"MSRValue": "0x1004000004 ",
|
|
"Counter": "0,1,2,3",
|
|
"UMask": "0x1",
|
|
"EventName": "OFFCORE_RESPONSE.DEMAND_CODE_RD.L3_MISS_LOCAL_DRAM.SNOOP_HITM",
|
|
"MSRIndex": "0x1a6,0x1a7",
|
|
"SampleAfterValue": "100003",
|
|
"BriefDescription": "DEMAND_CODE_RD & L3_MISS_LOCAL_DRAM & SNOOP_HITM",
|
|
"Offcore": "1",
|
|
"CounterHTOff": "0,1,2,3"
|
|
},
|
|
{
|
|
"PublicDescription": "tbd Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.",
|
|
"EventCode": "0xB7, 0xBB",
|
|
"MSRValue": "0x2004000004 ",
|
|
"Counter": "0,1,2,3",
|
|
"UMask": "0x1",
|
|
"EventName": "OFFCORE_RESPONSE.DEMAND_CODE_RD.L3_MISS_LOCAL_DRAM.SNOOP_NON_DRAM",
|
|
"MSRIndex": "0x1a6,0x1a7",
|
|
"SampleAfterValue": "100003",
|
|
"BriefDescription": "DEMAND_CODE_RD & L3_MISS_LOCAL_DRAM & SNOOP_NON_DRAM",
|
|
"Offcore": "1",
|
|
"CounterHTOff": "0,1,2,3"
|
|
},
|
|
{
|
|
"PublicDescription": "tbd Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.",
|
|
"EventCode": "0xB7, 0xBB",
|
|
"MSRValue": "0x3f84000004 ",
|
|
"Counter": "0,1,2,3",
|
|
"UMask": "0x1",
|
|
"EventName": "OFFCORE_RESPONSE.DEMAND_CODE_RD.L3_MISS_LOCAL_DRAM.ANY_SNOOP",
|
|
"MSRIndex": "0x1a6,0x1a7",
|
|
"SampleAfterValue": "100003",
|
|
"BriefDescription": "DEMAND_CODE_RD & L3_MISS_LOCAL_DRAM & ANY_SNOOP",
|
|
"Offcore": "1",
|
|
"CounterHTOff": "0,1,2,3"
|
|
},
|
|
{
|
|
"PublicDescription": "Counts all demand code reads that miss the L3 with no details on snoop-related information. Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.",
|
|
"EventCode": "0xB7, 0xBB",
|
|
"MSRValue": "0x00bc000004 ",
|
|
"Counter": "0,1,2,3",
|
|
"UMask": "0x1",
|
|
"EventName": "OFFCORE_RESPONSE.DEMAND_CODE_RD.L3_MISS.SNOOP_NONE",
|
|
"MSRIndex": "0x1a6,0x1a7",
|
|
"SampleAfterValue": "100003",
|
|
"BriefDescription": "Counts all demand code reads that miss the L3 with no details on snoop-related information.",
|
|
"Offcore": "1",
|
|
"CounterHTOff": "0,1,2,3"
|
|
},
|
|
{
|
|
"PublicDescription": "tbd Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.",
|
|
"EventCode": "0xB7, 0xBB",
|
|
"MSRValue": "0x013c000004 ",
|
|
"Counter": "0,1,2,3",
|
|
"UMask": "0x1",
|
|
"EventName": "OFFCORE_RESPONSE.DEMAND_CODE_RD.L3_MISS.SNOOP_NOT_NEEDED",
|
|
"MSRIndex": "0x1a6,0x1a7",
|
|
"SampleAfterValue": "100003",
|
|
"BriefDescription": "DEMAND_CODE_RD & L3_MISS & SNOOP_NOT_NEEDED",
|
|
"Offcore": "1",
|
|
"CounterHTOff": "0,1,2,3"
|
|
},
|
|
{
|
|
"PublicDescription": "Counts all demand code reads that miss the L3 with a snoop miss response. Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.",
|
|
"EventCode": "0xB7, 0xBB",
|
|
"MSRValue": "0x023c000004 ",
|
|
"Counter": "0,1,2,3",
|
|
"UMask": "0x1",
|
|
"EventName": "OFFCORE_RESPONSE.DEMAND_CODE_RD.L3_MISS.SNOOP_MISS",
|
|
"MSRIndex": "0x1a6,0x1a7",
|
|
"SampleAfterValue": "100003",
|
|
"BriefDescription": "Counts all demand code reads that miss the L3 with a snoop miss response.",
|
|
"Offcore": "1",
|
|
"CounterHTOff": "0,1,2,3"
|
|
},
|
|
{
|
|
"PublicDescription": "tbd Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.",
|
|
"EventCode": "0xB7, 0xBB",
|
|
"MSRValue": "0x043c000004 ",
|
|
"Counter": "0,1,2,3",
|
|
"UMask": "0x1",
|
|
"EventName": "OFFCORE_RESPONSE.DEMAND_CODE_RD.L3_MISS.SNOOP_HIT_NO_FWD",
|
|
"MSRIndex": "0x1a6,0x1a7",
|
|
"SampleAfterValue": "100003",
|
|
"BriefDescription": "DEMAND_CODE_RD & L3_MISS & SNOOP_HIT_NO_FWD",
|
|
"Offcore": "1",
|
|
"CounterHTOff": "0,1,2,3"
|
|
},
|
|
{
|
|
"PublicDescription": "tbd Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.",
|
|
"EventCode": "0xB7, 0xBB",
|
|
"MSRValue": "0x2000020008 ",
|
|
"Counter": "0,1,2,3",
|
|
"UMask": "0x1",
|
|
"EventName": "OFFCORE_RESPONSE.COREWB.SUPPLIER_NONE.SNOOP_NON_DRAM",
|
|
"MSRIndex": "0x1a6,0x1a7",
|
|
"SampleAfterValue": "100003",
|
|
"BriefDescription": "COREWB & SUPPLIER_NONE & SNOOP_NON_DRAM",
|
|
"Offcore": "1",
|
|
"CounterHTOff": "0,1,2,3"
|
|
},
|
|
{
|
|
"PublicDescription": "Counts writebacks (modified to exclusive) that hit in the L3 and the target was non-DRAM system address. Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.",
|
|
"EventCode": "0xB7, 0xBB",
|
|
"MSRValue": "0x20003c0008 ",
|
|
"Counter": "0,1,2,3",
|
|
"UMask": "0x1",
|
|
"EventName": "OFFCORE_RESPONSE.COREWB.L3_HIT.SNOOP_NON_DRAM",
|
|
"MSRIndex": "0x1a6,0x1a7",
|
|
"SampleAfterValue": "100003",
|
|
"BriefDescription": "Counts writebacks (modified to exclusive) that hit in the L3 and the target was non-DRAM system address.",
|
|
"Offcore": "1",
|
|
"CounterHTOff": "0,1,2,3"
|
|
},
|
|
{
|
|
"PublicDescription": "tbd Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.",
|
|
"EventCode": "0xB7, 0xBB",
|
|
"MSRValue": "0x0084000008 ",
|
|
"Counter": "0,1,2,3",
|
|
"UMask": "0x1",
|
|
"EventName": "OFFCORE_RESPONSE.COREWB.L3_MISS_LOCAL_DRAM.SNOOP_NONE",
|
|
"MSRIndex": "0x1a6,0x1a7",
|
|
"SampleAfterValue": "100003",
|
|
"BriefDescription": "COREWB & L3_MISS_LOCAL_DRAM & SNOOP_NONE",
|
|
"Offcore": "1",
|
|
"CounterHTOff": "0,1,2,3"
|
|
},
|
|
{
|
|
"PublicDescription": "tbd Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.",
|
|
"EventCode": "0xB7, 0xBB",
|
|
"MSRValue": "0x0104000008 ",
|
|
"Counter": "0,1,2,3",
|
|
"UMask": "0x1",
|
|
"EventName": "OFFCORE_RESPONSE.COREWB.L3_MISS_LOCAL_DRAM.SNOOP_NOT_NEEDED",
|
|
"MSRIndex": "0x1a6,0x1a7",
|
|
"SampleAfterValue": "100003",
|
|
"BriefDescription": "COREWB & L3_MISS_LOCAL_DRAM & SNOOP_NOT_NEEDED",
|
|
"Offcore": "1",
|
|
"CounterHTOff": "0,1,2,3"
|
|
},
|
|
{
|
|
"PublicDescription": "tbd Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.",
|
|
"EventCode": "0xB7, 0xBB",
|
|
"MSRValue": "0x0204000008 ",
|
|
"Counter": "0,1,2,3",
|
|
"UMask": "0x1",
|
|
"EventName": "OFFCORE_RESPONSE.COREWB.L3_MISS_LOCAL_DRAM.SNOOP_MISS",
|
|
"MSRIndex": "0x1a6,0x1a7",
|
|
"SampleAfterValue": "100003",
|
|
"BriefDescription": "COREWB & L3_MISS_LOCAL_DRAM & SNOOP_MISS",
|
|
"Offcore": "1",
|
|
"CounterHTOff": "0,1,2,3"
|
|
},
|
|
{
|
|
"PublicDescription": "tbd Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.",
|
|
"EventCode": "0xB7, 0xBB",
|
|
"MSRValue": "0x0404000008 ",
|
|
"Counter": "0,1,2,3",
|
|
"UMask": "0x1",
|
|
"EventName": "OFFCORE_RESPONSE.COREWB.L3_MISS_LOCAL_DRAM.SNOOP_HIT_NO_FWD",
|
|
"MSRIndex": "0x1a6,0x1a7",
|
|
"SampleAfterValue": "100003",
|
|
"BriefDescription": "COREWB & L3_MISS_LOCAL_DRAM & SNOOP_HIT_NO_FWD",
|
|
"Offcore": "1",
|
|
"CounterHTOff": "0,1,2,3"
|
|
},
|
|
{
|
|
"PublicDescription": "tbd Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.",
|
|
"EventCode": "0xB7, 0xBB",
|
|
"MSRValue": "0x1004000008 ",
|
|
"Counter": "0,1,2,3",
|
|
"UMask": "0x1",
|
|
"EventName": "OFFCORE_RESPONSE.COREWB.L3_MISS_LOCAL_DRAM.SNOOP_HITM",
|
|
"MSRIndex": "0x1a6,0x1a7",
|
|
"SampleAfterValue": "100003",
|
|
"BriefDescription": "COREWB & L3_MISS_LOCAL_DRAM & SNOOP_HITM",
|
|
"Offcore": "1",
|
|
"CounterHTOff": "0,1,2,3"
|
|
},
|
|
{
|
|
"PublicDescription": "tbd Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.",
|
|
"EventCode": "0xB7, 0xBB",
|
|
"MSRValue": "0x2004000008 ",
|
|
"Counter": "0,1,2,3",
|
|
"UMask": "0x1",
|
|
"EventName": "OFFCORE_RESPONSE.COREWB.L3_MISS_LOCAL_DRAM.SNOOP_NON_DRAM",
|
|
"MSRIndex": "0x1a6,0x1a7",
|
|
"SampleAfterValue": "100003",
|
|
"BriefDescription": "COREWB & L3_MISS_LOCAL_DRAM & SNOOP_NON_DRAM",
|
|
"Offcore": "1",
|
|
"CounterHTOff": "0,1,2,3"
|
|
},
|
|
{
|
|
"PublicDescription": "tbd Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.",
|
|
"EventCode": "0xB7, 0xBB",
|
|
"MSRValue": "0x3f84000008 ",
|
|
"Counter": "0,1,2,3",
|
|
"UMask": "0x1",
|
|
"EventName": "OFFCORE_RESPONSE.COREWB.L3_MISS_LOCAL_DRAM.ANY_SNOOP",
|
|
"MSRIndex": "0x1a6,0x1a7",
|
|
"SampleAfterValue": "100003",
|
|
"BriefDescription": "COREWB & L3_MISS_LOCAL_DRAM & ANY_SNOOP",
|
|
"Offcore": "1",
|
|
"CounterHTOff": "0,1,2,3"
|
|
},
|
|
{
|
|
"PublicDescription": "Counts writebacks (modified to exclusive) that miss the L3 with no details on snoop-related information. Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.",
|
|
"EventCode": "0xB7, 0xBB",
|
|
"MSRValue": "0x00bc000008 ",
|
|
"Counter": "0,1,2,3",
|
|
"UMask": "0x1",
|
|
"EventName": "OFFCORE_RESPONSE.COREWB.L3_MISS.SNOOP_NONE",
|
|
"MSRIndex": "0x1a6,0x1a7",
|
|
"SampleAfterValue": "100003",
|
|
"BriefDescription": "Counts writebacks (modified to exclusive) that miss the L3 with no details on snoop-related information.",
|
|
"Offcore": "1",
|
|
"CounterHTOff": "0,1,2,3"
|
|
},
|
|
{
|
|
"PublicDescription": "tbd Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.",
|
|
"EventCode": "0xB7, 0xBB",
|
|
"MSRValue": "0x013c000008 ",
|
|
"Counter": "0,1,2,3",
|
|
"UMask": "0x1",
|
|
"EventName": "OFFCORE_RESPONSE.COREWB.L3_MISS.SNOOP_NOT_NEEDED",
|
|
"MSRIndex": "0x1a6,0x1a7",
|
|
"SampleAfterValue": "100003",
|
|
"BriefDescription": "COREWB & L3_MISS & SNOOP_NOT_NEEDED",
|
|
"Offcore": "1",
|
|
"CounterHTOff": "0,1,2,3"
|
|
},
|
|
{
|
|
"PublicDescription": "Counts writebacks (modified to exclusive) that miss the L3 with a snoop miss response. Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.",
|
|
"EventCode": "0xB7, 0xBB",
|
|
"MSRValue": "0x023c000008 ",
|
|
"Counter": "0,1,2,3",
|
|
"UMask": "0x1",
|
|
"EventName": "OFFCORE_RESPONSE.COREWB.L3_MISS.SNOOP_MISS",
|
|
"MSRIndex": "0x1a6,0x1a7",
|
|
"SampleAfterValue": "100003",
|
|
"BriefDescription": "Counts writebacks (modified to exclusive) that miss the L3 with a snoop miss response.",
|
|
"Offcore": "1",
|
|
"CounterHTOff": "0,1,2,3"
|
|
},
|
|
{
|
|
"PublicDescription": "tbd Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.",
|
|
"EventCode": "0xB7, 0xBB",
|
|
"MSRValue": "0x043c000008 ",
|
|
"Counter": "0,1,2,3",
|
|
"UMask": "0x1",
|
|
"EventName": "OFFCORE_RESPONSE.COREWB.L3_MISS.SNOOP_HIT_NO_FWD",
|
|
"MSRIndex": "0x1a6,0x1a7",
|
|
"SampleAfterValue": "100003",
|
|
"BriefDescription": "COREWB & L3_MISS & SNOOP_HIT_NO_FWD",
|
|
"Offcore": "1",
|
|
"CounterHTOff": "0,1,2,3"
|
|
},
|
|
{
|
|
"PublicDescription": "tbd Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.",
|
|
"EventCode": "0xB7, 0xBB",
|
|
"MSRValue": "0x2000020010 ",
|
|
"Counter": "0,1,2,3",
|
|
"UMask": "0x1",
|
|
"EventName": "OFFCORE_RESPONSE.PF_L2_DATA_RD.SUPPLIER_NONE.SNOOP_NON_DRAM",
|
|
"MSRIndex": "0x1a6,0x1a7",
|
|
"SampleAfterValue": "100003",
|
|
"BriefDescription": "PF_L2_DATA_RD & SUPPLIER_NONE & SNOOP_NON_DRAM",
|
|
"Offcore": "1",
|
|
"CounterHTOff": "0,1,2,3"
|
|
},
|
|
{
|
|
"PublicDescription": "Counts prefetch (that bring data to L2) data reads that hit in the L3 and the target was non-DRAM system address. Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.",
|
|
"EventCode": "0xB7, 0xBB",
|
|
"MSRValue": "0x20003c0010 ",
|
|
"Counter": "0,1,2,3",
|
|
"UMask": "0x1",
|
|
"EventName": "OFFCORE_RESPONSE.PF_L2_DATA_RD.L3_HIT.SNOOP_NON_DRAM",
|
|
"MSRIndex": "0x1a6,0x1a7",
|
|
"SampleAfterValue": "100003",
|
|
"BriefDescription": "Counts prefetch (that bring data to L2) data reads that hit in the L3 and the target was non-DRAM system address.",
|
|
"Offcore": "1",
|
|
"CounterHTOff": "0,1,2,3"
|
|
},
|
|
{
|
|
"PublicDescription": "tbd Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.",
|
|
"EventCode": "0xB7, 0xBB",
|
|
"MSRValue": "0x0084000010 ",
|
|
"Counter": "0,1,2,3",
|
|
"UMask": "0x1",
|
|
"EventName": "OFFCORE_RESPONSE.PF_L2_DATA_RD.L3_MISS_LOCAL_DRAM.SNOOP_NONE",
|
|
"MSRIndex": "0x1a6,0x1a7",
|
|
"SampleAfterValue": "100003",
|
|
"BriefDescription": "PF_L2_DATA_RD & L3_MISS_LOCAL_DRAM & SNOOP_NONE",
|
|
"Offcore": "1",
|
|
"CounterHTOff": "0,1,2,3"
|
|
},
|
|
{
|
|
"PublicDescription": "tbd Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.",
|
|
"EventCode": "0xB7, 0xBB",
|
|
"MSRValue": "0x0104000010 ",
|
|
"Counter": "0,1,2,3",
|
|
"UMask": "0x1",
|
|
"EventName": "OFFCORE_RESPONSE.PF_L2_DATA_RD.L3_MISS_LOCAL_DRAM.SNOOP_NOT_NEEDED",
|
|
"MSRIndex": "0x1a6,0x1a7",
|
|
"SampleAfterValue": "100003",
|
|
"BriefDescription": "PF_L2_DATA_RD & L3_MISS_LOCAL_DRAM & SNOOP_NOT_NEEDED",
|
|
"Offcore": "1",
|
|
"CounterHTOff": "0,1,2,3"
|
|
},
|
|
{
|
|
"PublicDescription": "tbd Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.",
|
|
"EventCode": "0xB7, 0xBB",
|
|
"MSRValue": "0x0204000010 ",
|
|
"Counter": "0,1,2,3",
|
|
"UMask": "0x1",
|
|
"EventName": "OFFCORE_RESPONSE.PF_L2_DATA_RD.L3_MISS_LOCAL_DRAM.SNOOP_MISS",
|
|
"MSRIndex": "0x1a6,0x1a7",
|
|
"SampleAfterValue": "100003",
|
|
"BriefDescription": "PF_L2_DATA_RD & L3_MISS_LOCAL_DRAM & SNOOP_MISS",
|
|
"Offcore": "1",
|
|
"CounterHTOff": "0,1,2,3"
|
|
},
|
|
{
|
|
"PublicDescription": "tbd Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.",
|
|
"EventCode": "0xB7, 0xBB",
|
|
"MSRValue": "0x0404000010 ",
|
|
"Counter": "0,1,2,3",
|
|
"UMask": "0x1",
|
|
"EventName": "OFFCORE_RESPONSE.PF_L2_DATA_RD.L3_MISS_LOCAL_DRAM.SNOOP_HIT_NO_FWD",
|
|
"MSRIndex": "0x1a6,0x1a7",
|
|
"SampleAfterValue": "100003",
|
|
"BriefDescription": "PF_L2_DATA_RD & L3_MISS_LOCAL_DRAM & SNOOP_HIT_NO_FWD",
|
|
"Offcore": "1",
|
|
"CounterHTOff": "0,1,2,3"
|
|
},
|
|
{
|
|
"PublicDescription": "tbd Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.",
|
|
"EventCode": "0xB7, 0xBB",
|
|
"MSRValue": "0x1004000010 ",
|
|
"Counter": "0,1,2,3",
|
|
"UMask": "0x1",
|
|
"EventName": "OFFCORE_RESPONSE.PF_L2_DATA_RD.L3_MISS_LOCAL_DRAM.SNOOP_HITM",
|
|
"MSRIndex": "0x1a6,0x1a7",
|
|
"SampleAfterValue": "100003",
|
|
"BriefDescription": "PF_L2_DATA_RD & L3_MISS_LOCAL_DRAM & SNOOP_HITM",
|
|
"Offcore": "1",
|
|
"CounterHTOff": "0,1,2,3"
|
|
},
|
|
{
|
|
"PublicDescription": "tbd Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.",
|
|
"EventCode": "0xB7, 0xBB",
|
|
"MSRValue": "0x2004000010 ",
|
|
"Counter": "0,1,2,3",
|
|
"UMask": "0x1",
|
|
"EventName": "OFFCORE_RESPONSE.PF_L2_DATA_RD.L3_MISS_LOCAL_DRAM.SNOOP_NON_DRAM",
|
|
"MSRIndex": "0x1a6,0x1a7",
|
|
"SampleAfterValue": "100003",
|
|
"BriefDescription": "PF_L2_DATA_RD & L3_MISS_LOCAL_DRAM & SNOOP_NON_DRAM",
|
|
"Offcore": "1",
|
|
"CounterHTOff": "0,1,2,3"
|
|
},
|
|
{
|
|
"PublicDescription": "tbd Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.",
|
|
"EventCode": "0xB7, 0xBB",
|
|
"MSRValue": "0x3f84000010 ",
|
|
"Counter": "0,1,2,3",
|
|
"UMask": "0x1",
|
|
"EventName": "OFFCORE_RESPONSE.PF_L2_DATA_RD.L3_MISS_LOCAL_DRAM.ANY_SNOOP",
|
|
"MSRIndex": "0x1a6,0x1a7",
|
|
"SampleAfterValue": "100003",
|
|
"BriefDescription": "PF_L2_DATA_RD & L3_MISS_LOCAL_DRAM & ANY_SNOOP",
|
|
"Offcore": "1",
|
|
"CounterHTOff": "0,1,2,3"
|
|
},
|
|
{
|
|
"PublicDescription": "Counts prefetch (that bring data to L2) data reads that miss the L3 with no details on snoop-related information. Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.",
|
|
"EventCode": "0xB7, 0xBB",
|
|
"MSRValue": "0x00bc000010 ",
|
|
"Counter": "0,1,2,3",
|
|
"UMask": "0x1",
|
|
"EventName": "OFFCORE_RESPONSE.PF_L2_DATA_RD.L3_MISS.SNOOP_NONE",
|
|
"MSRIndex": "0x1a6,0x1a7",
|
|
"SampleAfterValue": "100003",
|
|
"BriefDescription": "Counts prefetch (that bring data to L2) data reads that miss the L3 with no details on snoop-related information.",
|
|
"Offcore": "1",
|
|
"CounterHTOff": "0,1,2,3"
|
|
},
|
|
{
|
|
"PublicDescription": "tbd Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.",
|
|
"EventCode": "0xB7, 0xBB",
|
|
"MSRValue": "0x013c000010 ",
|
|
"Counter": "0,1,2,3",
|
|
"UMask": "0x1",
|
|
"EventName": "OFFCORE_RESPONSE.PF_L2_DATA_RD.L3_MISS.SNOOP_NOT_NEEDED",
|
|
"MSRIndex": "0x1a6,0x1a7",
|
|
"SampleAfterValue": "100003",
|
|
"BriefDescription": "PF_L2_DATA_RD & L3_MISS & SNOOP_NOT_NEEDED",
|
|
"Offcore": "1",
|
|
"CounterHTOff": "0,1,2,3"
|
|
},
|
|
{
|
|
"PublicDescription": "Counts prefetch (that bring data to L2) data reads that miss the L3 with a snoop miss response. Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.",
|
|
"EventCode": "0xB7, 0xBB",
|
|
"MSRValue": "0x023c000010 ",
|
|
"Counter": "0,1,2,3",
|
|
"UMask": "0x1",
|
|
"EventName": "OFFCORE_RESPONSE.PF_L2_DATA_RD.L3_MISS.SNOOP_MISS",
|
|
"MSRIndex": "0x1a6,0x1a7",
|
|
"SampleAfterValue": "100003",
|
|
"BriefDescription": "Counts prefetch (that bring data to L2) data reads that miss the L3 with a snoop miss response.",
|
|
"Offcore": "1",
|
|
"CounterHTOff": "0,1,2,3"
|
|
},
|
|
{
|
|
"PublicDescription": "tbd Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.",
|
|
"EventCode": "0xB7, 0xBB",
|
|
"MSRValue": "0x043c000010 ",
|
|
"Counter": "0,1,2,3",
|
|
"UMask": "0x1",
|
|
"EventName": "OFFCORE_RESPONSE.PF_L2_DATA_RD.L3_MISS.SNOOP_HIT_NO_FWD",
|
|
"MSRIndex": "0x1a6,0x1a7",
|
|
"SampleAfterValue": "100003",
|
|
"BriefDescription": "PF_L2_DATA_RD & L3_MISS & SNOOP_HIT_NO_FWD",
|
|
"Offcore": "1",
|
|
"CounterHTOff": "0,1,2,3"
|
|
},
|
|
{
|
|
"PublicDescription": "tbd Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.",
|
|
"EventCode": "0xB7, 0xBB",
|
|
"MSRValue": "0x2000020020 ",
|
|
"Counter": "0,1,2,3",
|
|
"UMask": "0x1",
|
|
"EventName": "OFFCORE_RESPONSE.PF_L2_RFO.SUPPLIER_NONE.SNOOP_NON_DRAM",
|
|
"MSRIndex": "0x1a6,0x1a7",
|
|
"SampleAfterValue": "100003",
|
|
"BriefDescription": "PF_L2_RFO & SUPPLIER_NONE & SNOOP_NON_DRAM",
|
|
"Offcore": "1",
|
|
"CounterHTOff": "0,1,2,3"
|
|
},
|
|
{
|
|
"PublicDescription": "Counts all prefetch (that bring data to L2) RFOs that hit in the L3 and the target was non-DRAM system address. Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.",
|
|
"EventCode": "0xB7, 0xBB",
|
|
"MSRValue": "0x20003c0020 ",
|
|
"Counter": "0,1,2,3",
|
|
"UMask": "0x1",
|
|
"EventName": "OFFCORE_RESPONSE.PF_L2_RFO.L3_HIT.SNOOP_NON_DRAM",
|
|
"MSRIndex": "0x1a6,0x1a7",
|
|
"SampleAfterValue": "100003",
|
|
"BriefDescription": "Counts all prefetch (that bring data to L2) RFOs that hit in the L3 and the target was non-DRAM system address.",
|
|
"Offcore": "1",
|
|
"CounterHTOff": "0,1,2,3"
|
|
},
|
|
{
|
|
"PublicDescription": "tbd Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.",
|
|
"EventCode": "0xB7, 0xBB",
|
|
"MSRValue": "0x0084000020 ",
|
|
"Counter": "0,1,2,3",
|
|
"UMask": "0x1",
|
|
"EventName": "OFFCORE_RESPONSE.PF_L2_RFO.L3_MISS_LOCAL_DRAM.SNOOP_NONE",
|
|
"MSRIndex": "0x1a6,0x1a7",
|
|
"SampleAfterValue": "100003",
|
|
"BriefDescription": "PF_L2_RFO & L3_MISS_LOCAL_DRAM & SNOOP_NONE",
|
|
"Offcore": "1",
|
|
"CounterHTOff": "0,1,2,3"
|
|
},
|
|
{
|
|
"PublicDescription": "tbd Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.",
|
|
"EventCode": "0xB7, 0xBB",
|
|
"MSRValue": "0x0104000020 ",
|
|
"Counter": "0,1,2,3",
|
|
"UMask": "0x1",
|
|
"EventName": "OFFCORE_RESPONSE.PF_L2_RFO.L3_MISS_LOCAL_DRAM.SNOOP_NOT_NEEDED",
|
|
"MSRIndex": "0x1a6,0x1a7",
|
|
"SampleAfterValue": "100003",
|
|
"BriefDescription": "PF_L2_RFO & L3_MISS_LOCAL_DRAM & SNOOP_NOT_NEEDED",
|
|
"Offcore": "1",
|
|
"CounterHTOff": "0,1,2,3"
|
|
},
|
|
{
|
|
"PublicDescription": "tbd Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.",
|
|
"EventCode": "0xB7, 0xBB",
|
|
"MSRValue": "0x0204000020 ",
|
|
"Counter": "0,1,2,3",
|
|
"UMask": "0x1",
|
|
"EventName": "OFFCORE_RESPONSE.PF_L2_RFO.L3_MISS_LOCAL_DRAM.SNOOP_MISS",
|
|
"MSRIndex": "0x1a6,0x1a7",
|
|
"SampleAfterValue": "100003",
|
|
"BriefDescription": "PF_L2_RFO & L3_MISS_LOCAL_DRAM & SNOOP_MISS",
|
|
"Offcore": "1",
|
|
"CounterHTOff": "0,1,2,3"
|
|
},
|
|
{
|
|
"PublicDescription": "tbd Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.",
|
|
"EventCode": "0xB7, 0xBB",
|
|
"MSRValue": "0x0404000020 ",
|
|
"Counter": "0,1,2,3",
|
|
"UMask": "0x1",
|
|
"EventName": "OFFCORE_RESPONSE.PF_L2_RFO.L3_MISS_LOCAL_DRAM.SNOOP_HIT_NO_FWD",
|
|
"MSRIndex": "0x1a6,0x1a7",
|
|
"SampleAfterValue": "100003",
|
|
"BriefDescription": "PF_L2_RFO & L3_MISS_LOCAL_DRAM & SNOOP_HIT_NO_FWD",
|
|
"Offcore": "1",
|
|
"CounterHTOff": "0,1,2,3"
|
|
},
|
|
{
|
|
"PublicDescription": "tbd Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.",
|
|
"EventCode": "0xB7, 0xBB",
|
|
"MSRValue": "0x1004000020 ",
|
|
"Counter": "0,1,2,3",
|
|
"UMask": "0x1",
|
|
"EventName": "OFFCORE_RESPONSE.PF_L2_RFO.L3_MISS_LOCAL_DRAM.SNOOP_HITM",
|
|
"MSRIndex": "0x1a6,0x1a7",
|
|
"SampleAfterValue": "100003",
|
|
"BriefDescription": "PF_L2_RFO & L3_MISS_LOCAL_DRAM & SNOOP_HITM",
|
|
"Offcore": "1",
|
|
"CounterHTOff": "0,1,2,3"
|
|
},
|
|
{
|
|
"PublicDescription": "tbd Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.",
|
|
"EventCode": "0xB7, 0xBB",
|
|
"MSRValue": "0x2004000020 ",
|
|
"Counter": "0,1,2,3",
|
|
"UMask": "0x1",
|
|
"EventName": "OFFCORE_RESPONSE.PF_L2_RFO.L3_MISS_LOCAL_DRAM.SNOOP_NON_DRAM",
|
|
"MSRIndex": "0x1a6,0x1a7",
|
|
"SampleAfterValue": "100003",
|
|
"BriefDescription": "PF_L2_RFO & L3_MISS_LOCAL_DRAM & SNOOP_NON_DRAM",
|
|
"Offcore": "1",
|
|
"CounterHTOff": "0,1,2,3"
|
|
},
|
|
{
|
|
"PublicDescription": "tbd Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.",
|
|
"EventCode": "0xB7, 0xBB",
|
|
"MSRValue": "0x3f84000020 ",
|
|
"Counter": "0,1,2,3",
|
|
"UMask": "0x1",
|
|
"EventName": "OFFCORE_RESPONSE.PF_L2_RFO.L3_MISS_LOCAL_DRAM.ANY_SNOOP",
|
|
"MSRIndex": "0x1a6,0x1a7",
|
|
"SampleAfterValue": "100003",
|
|
"BriefDescription": "PF_L2_RFO & L3_MISS_LOCAL_DRAM & ANY_SNOOP",
|
|
"Offcore": "1",
|
|
"CounterHTOff": "0,1,2,3"
|
|
},
|
|
{
|
|
"PublicDescription": "Counts all prefetch (that bring data to L2) RFOs that miss the L3 with no details on snoop-related information. Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.",
|
|
"EventCode": "0xB7, 0xBB",
|
|
"MSRValue": "0x00bc000020 ",
|
|
"Counter": "0,1,2,3",
|
|
"UMask": "0x1",
|
|
"EventName": "OFFCORE_RESPONSE.PF_L2_RFO.L3_MISS.SNOOP_NONE",
|
|
"MSRIndex": "0x1a6,0x1a7",
|
|
"SampleAfterValue": "100003",
|
|
"BriefDescription": "Counts all prefetch (that bring data to L2) RFOs that miss the L3 with no details on snoop-related information.",
|
|
"Offcore": "1",
|
|
"CounterHTOff": "0,1,2,3"
|
|
},
|
|
{
|
|
"PublicDescription": "tbd Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.",
|
|
"EventCode": "0xB7, 0xBB",
|
|
"MSRValue": "0x013c000020 ",
|
|
"Counter": "0,1,2,3",
|
|
"UMask": "0x1",
|
|
"EventName": "OFFCORE_RESPONSE.PF_L2_RFO.L3_MISS.SNOOP_NOT_NEEDED",
|
|
"MSRIndex": "0x1a6,0x1a7",
|
|
"SampleAfterValue": "100003",
|
|
"BriefDescription": "PF_L2_RFO & L3_MISS & SNOOP_NOT_NEEDED",
|
|
"Offcore": "1",
|
|
"CounterHTOff": "0,1,2,3"
|
|
},
|
|
{
|
|
"PublicDescription": "Counts all prefetch (that bring data to L2) RFOs that miss the L3 with a snoop miss response. Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.",
|
|
"EventCode": "0xB7, 0xBB",
|
|
"MSRValue": "0x023c000020 ",
|
|
"Counter": "0,1,2,3",
|
|
"UMask": "0x1",
|
|
"EventName": "OFFCORE_RESPONSE.PF_L2_RFO.L3_MISS.SNOOP_MISS",
|
|
"MSRIndex": "0x1a6,0x1a7",
|
|
"SampleAfterValue": "100003",
|
|
"BriefDescription": "Counts all prefetch (that bring data to L2) RFOs that miss the L3 with a snoop miss response.",
|
|
"Offcore": "1",
|
|
"CounterHTOff": "0,1,2,3"
|
|
},
|
|
{
|
|
"PublicDescription": "tbd Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.",
|
|
"EventCode": "0xB7, 0xBB",
|
|
"MSRValue": "0x043c000020 ",
|
|
"Counter": "0,1,2,3",
|
|
"UMask": "0x1",
|
|
"EventName": "OFFCORE_RESPONSE.PF_L2_RFO.L3_MISS.SNOOP_HIT_NO_FWD",
|
|
"MSRIndex": "0x1a6,0x1a7",
|
|
"SampleAfterValue": "100003",
|
|
"BriefDescription": "PF_L2_RFO & L3_MISS & SNOOP_HIT_NO_FWD",
|
|
"Offcore": "1",
|
|
"CounterHTOff": "0,1,2,3"
|
|
},
|
|
{
|
|
"PublicDescription": "tbd Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.",
|
|
"EventCode": "0xB7, 0xBB",
|
|
"MSRValue": "0x2000020040 ",
|
|
"Counter": "0,1,2,3",
|
|
"UMask": "0x1",
|
|
"EventName": "OFFCORE_RESPONSE.PF_L2_CODE_RD.SUPPLIER_NONE.SNOOP_NON_DRAM",
|
|
"MSRIndex": "0x1a6,0x1a7",
|
|
"SampleAfterValue": "100003",
|
|
"BriefDescription": "PF_L2_CODE_RD & SUPPLIER_NONE & SNOOP_NON_DRAM",
|
|
"Offcore": "1",
|
|
"CounterHTOff": "0,1,2,3"
|
|
},
|
|
{
|
|
"PublicDescription": "Counts all prefetch (that bring data to LLC only) code reads that hit in the L3 and the target was non-DRAM system address. Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.",
|
|
"EventCode": "0xB7, 0xBB",
|
|
"MSRValue": "0x20003c0040 ",
|
|
"Counter": "0,1,2,3",
|
|
"UMask": "0x1",
|
|
"EventName": "OFFCORE_RESPONSE.PF_L2_CODE_RD.L3_HIT.SNOOP_NON_DRAM",
|
|
"MSRIndex": "0x1a6,0x1a7",
|
|
"SampleAfterValue": "100003",
|
|
"BriefDescription": "Counts all prefetch (that bring data to LLC only) code reads that hit in the L3 and the target was non-DRAM system address.",
|
|
"Offcore": "1",
|
|
"CounterHTOff": "0,1,2,3"
|
|
},
|
|
{
|
|
"PublicDescription": "tbd Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.",
|
|
"EventCode": "0xB7, 0xBB",
|
|
"MSRValue": "0x0084000040 ",
|
|
"Counter": "0,1,2,3",
|
|
"UMask": "0x1",
|
|
"EventName": "OFFCORE_RESPONSE.PF_L2_CODE_RD.L3_MISS_LOCAL_DRAM.SNOOP_NONE",
|
|
"MSRIndex": "0x1a6,0x1a7",
|
|
"SampleAfterValue": "100003",
|
|
"BriefDescription": "PF_L2_CODE_RD & L3_MISS_LOCAL_DRAM & SNOOP_NONE",
|
|
"Offcore": "1",
|
|
"CounterHTOff": "0,1,2,3"
|
|
},
|
|
{
|
|
"PublicDescription": "tbd Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.",
|
|
"EventCode": "0xB7, 0xBB",
|
|
"MSRValue": "0x0104000040 ",
|
|
"Counter": "0,1,2,3",
|
|
"UMask": "0x1",
|
|
"EventName": "OFFCORE_RESPONSE.PF_L2_CODE_RD.L3_MISS_LOCAL_DRAM.SNOOP_NOT_NEEDED",
|
|
"MSRIndex": "0x1a6,0x1a7",
|
|
"SampleAfterValue": "100003",
|
|
"BriefDescription": "PF_L2_CODE_RD & L3_MISS_LOCAL_DRAM & SNOOP_NOT_NEEDED",
|
|
"Offcore": "1",
|
|
"CounterHTOff": "0,1,2,3"
|
|
},
|
|
{
|
|
"PublicDescription": "tbd Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.",
|
|
"EventCode": "0xB7, 0xBB",
|
|
"MSRValue": "0x0204000040 ",
|
|
"Counter": "0,1,2,3",
|
|
"UMask": "0x1",
|
|
"EventName": "OFFCORE_RESPONSE.PF_L2_CODE_RD.L3_MISS_LOCAL_DRAM.SNOOP_MISS",
|
|
"MSRIndex": "0x1a6,0x1a7",
|
|
"SampleAfterValue": "100003",
|
|
"BriefDescription": "PF_L2_CODE_RD & L3_MISS_LOCAL_DRAM & SNOOP_MISS",
|
|
"Offcore": "1",
|
|
"CounterHTOff": "0,1,2,3"
|
|
},
|
|
{
|
|
"PublicDescription": "tbd Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.",
|
|
"EventCode": "0xB7, 0xBB",
|
|
"MSRValue": "0x0404000040 ",
|
|
"Counter": "0,1,2,3",
|
|
"UMask": "0x1",
|
|
"EventName": "OFFCORE_RESPONSE.PF_L2_CODE_RD.L3_MISS_LOCAL_DRAM.SNOOP_HIT_NO_FWD",
|
|
"MSRIndex": "0x1a6,0x1a7",
|
|
"SampleAfterValue": "100003",
|
|
"BriefDescription": "PF_L2_CODE_RD & L3_MISS_LOCAL_DRAM & SNOOP_HIT_NO_FWD",
|
|
"Offcore": "1",
|
|
"CounterHTOff": "0,1,2,3"
|
|
},
|
|
{
|
|
"PublicDescription": "tbd Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.",
|
|
"EventCode": "0xB7, 0xBB",
|
|
"MSRValue": "0x1004000040 ",
|
|
"Counter": "0,1,2,3",
|
|
"UMask": "0x1",
|
|
"EventName": "OFFCORE_RESPONSE.PF_L2_CODE_RD.L3_MISS_LOCAL_DRAM.SNOOP_HITM",
|
|
"MSRIndex": "0x1a6,0x1a7",
|
|
"SampleAfterValue": "100003",
|
|
"BriefDescription": "PF_L2_CODE_RD & L3_MISS_LOCAL_DRAM & SNOOP_HITM",
|
|
"Offcore": "1",
|
|
"CounterHTOff": "0,1,2,3"
|
|
},
|
|
{
|
|
"PublicDescription": "tbd Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.",
|
|
"EventCode": "0xB7, 0xBB",
|
|
"MSRValue": "0x2004000040 ",
|
|
"Counter": "0,1,2,3",
|
|
"UMask": "0x1",
|
|
"EventName": "OFFCORE_RESPONSE.PF_L2_CODE_RD.L3_MISS_LOCAL_DRAM.SNOOP_NON_DRAM",
|
|
"MSRIndex": "0x1a6,0x1a7",
|
|
"SampleAfterValue": "100003",
|
|
"BriefDescription": "PF_L2_CODE_RD & L3_MISS_LOCAL_DRAM & SNOOP_NON_DRAM",
|
|
"Offcore": "1",
|
|
"CounterHTOff": "0,1,2,3"
|
|
},
|
|
{
|
|
"PublicDescription": "tbd Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.",
|
|
"EventCode": "0xB7, 0xBB",
|
|
"MSRValue": "0x3f84000040 ",
|
|
"Counter": "0,1,2,3",
|
|
"UMask": "0x1",
|
|
"EventName": "OFFCORE_RESPONSE.PF_L2_CODE_RD.L3_MISS_LOCAL_DRAM.ANY_SNOOP",
|
|
"MSRIndex": "0x1a6,0x1a7",
|
|
"SampleAfterValue": "100003",
|
|
"BriefDescription": "PF_L2_CODE_RD & L3_MISS_LOCAL_DRAM & ANY_SNOOP",
|
|
"Offcore": "1",
|
|
"CounterHTOff": "0,1,2,3"
|
|
},
|
|
{
|
|
"PublicDescription": "Counts all prefetch (that bring data to LLC only) code reads that miss the L3 with no details on snoop-related information. Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.",
|
|
"EventCode": "0xB7, 0xBB",
|
|
"MSRValue": "0x00bc000040 ",
|
|
"Counter": "0,1,2,3",
|
|
"UMask": "0x1",
|
|
"EventName": "OFFCORE_RESPONSE.PF_L2_CODE_RD.L3_MISS.SNOOP_NONE",
|
|
"MSRIndex": "0x1a6,0x1a7",
|
|
"SampleAfterValue": "100003",
|
|
"BriefDescription": "Counts all prefetch (that bring data to LLC only) code reads that miss the L3 with no details on snoop-related information.",
|
|
"Offcore": "1",
|
|
"CounterHTOff": "0,1,2,3"
|
|
},
|
|
{
|
|
"PublicDescription": "tbd Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.",
|
|
"EventCode": "0xB7, 0xBB",
|
|
"MSRValue": "0x013c000040 ",
|
|
"Counter": "0,1,2,3",
|
|
"UMask": "0x1",
|
|
"EventName": "OFFCORE_RESPONSE.PF_L2_CODE_RD.L3_MISS.SNOOP_NOT_NEEDED",
|
|
"MSRIndex": "0x1a6,0x1a7",
|
|
"SampleAfterValue": "100003",
|
|
"BriefDescription": "PF_L2_CODE_RD & L3_MISS & SNOOP_NOT_NEEDED",
|
|
"Offcore": "1",
|
|
"CounterHTOff": "0,1,2,3"
|
|
},
|
|
{
|
|
"PublicDescription": "Counts all prefetch (that bring data to LLC only) code reads that miss the L3 with a snoop miss response. Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.",
|
|
"EventCode": "0xB7, 0xBB",
|
|
"MSRValue": "0x023c000040 ",
|
|
"Counter": "0,1,2,3",
|
|
"UMask": "0x1",
|
|
"EventName": "OFFCORE_RESPONSE.PF_L2_CODE_RD.L3_MISS.SNOOP_MISS",
|
|
"MSRIndex": "0x1a6,0x1a7",
|
|
"SampleAfterValue": "100003",
|
|
"BriefDescription": "Counts all prefetch (that bring data to LLC only) code reads that miss the L3 with a snoop miss response.",
|
|
"Offcore": "1",
|
|
"CounterHTOff": "0,1,2,3"
|
|
},
|
|
{
|
|
"PublicDescription": "tbd Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.",
|
|
"EventCode": "0xB7, 0xBB",
|
|
"MSRValue": "0x043c000040 ",
|
|
"Counter": "0,1,2,3",
|
|
"UMask": "0x1",
|
|
"EventName": "OFFCORE_RESPONSE.PF_L2_CODE_RD.L3_MISS.SNOOP_HIT_NO_FWD",
|
|
"MSRIndex": "0x1a6,0x1a7",
|
|
"SampleAfterValue": "100003",
|
|
"BriefDescription": "PF_L2_CODE_RD & L3_MISS & SNOOP_HIT_NO_FWD",
|
|
"Offcore": "1",
|
|
"CounterHTOff": "0,1,2,3"
|
|
},
|
|
{
|
|
"PublicDescription": "tbd Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.",
|
|
"EventCode": "0xB7, 0xBB",
|
|
"MSRValue": "0x2000020080 ",
|
|
"Counter": "0,1,2,3",
|
|
"UMask": "0x1",
|
|
"EventName": "OFFCORE_RESPONSE.PF_L3_DATA_RD.SUPPLIER_NONE.SNOOP_NON_DRAM",
|
|
"MSRIndex": "0x1a6,0x1a7",
|
|
"SampleAfterValue": "100003",
|
|
"BriefDescription": "PF_L3_DATA_RD & SUPPLIER_NONE & SNOOP_NON_DRAM",
|
|
"Offcore": "1",
|
|
"CounterHTOff": "0,1,2,3"
|
|
},
|
|
{
|
|
"PublicDescription": "Counts all prefetch (that bring data to LLC only) data reads that hit in the L3 and the target was non-DRAM system address. Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.",
|
|
"EventCode": "0xB7, 0xBB",
|
|
"MSRValue": "0x20003c0080 ",
|
|
"Counter": "0,1,2,3",
|
|
"UMask": "0x1",
|
|
"EventName": "OFFCORE_RESPONSE.PF_L3_DATA_RD.L3_HIT.SNOOP_NON_DRAM",
|
|
"MSRIndex": "0x1a6,0x1a7",
|
|
"SampleAfterValue": "100003",
|
|
"BriefDescription": "Counts all prefetch (that bring data to LLC only) data reads that hit in the L3 and the target was non-DRAM system address.",
|
|
"Offcore": "1",
|
|
"CounterHTOff": "0,1,2,3"
|
|
},
|
|
{
|
|
"PublicDescription": "tbd Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.",
|
|
"EventCode": "0xB7, 0xBB",
|
|
"MSRValue": "0x0084000080 ",
|
|
"Counter": "0,1,2,3",
|
|
"UMask": "0x1",
|
|
"EventName": "OFFCORE_RESPONSE.PF_L3_DATA_RD.L3_MISS_LOCAL_DRAM.SNOOP_NONE",
|
|
"MSRIndex": "0x1a6,0x1a7",
|
|
"SampleAfterValue": "100003",
|
|
"BriefDescription": "PF_L3_DATA_RD & L3_MISS_LOCAL_DRAM & SNOOP_NONE",
|
|
"Offcore": "1",
|
|
"CounterHTOff": "0,1,2,3"
|
|
},
|
|
{
|
|
"PublicDescription": "tbd Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.",
|
|
"EventCode": "0xB7, 0xBB",
|
|
"MSRValue": "0x0104000080 ",
|
|
"Counter": "0,1,2,3",
|
|
"UMask": "0x1",
|
|
"EventName": "OFFCORE_RESPONSE.PF_L3_DATA_RD.L3_MISS_LOCAL_DRAM.SNOOP_NOT_NEEDED",
|
|
"MSRIndex": "0x1a6,0x1a7",
|
|
"SampleAfterValue": "100003",
|
|
"BriefDescription": "PF_L3_DATA_RD & L3_MISS_LOCAL_DRAM & SNOOP_NOT_NEEDED",
|
|
"Offcore": "1",
|
|
"CounterHTOff": "0,1,2,3"
|
|
},
|
|
{
|
|
"PublicDescription": "tbd Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.",
|
|
"EventCode": "0xB7, 0xBB",
|
|
"MSRValue": "0x0204000080 ",
|
|
"Counter": "0,1,2,3",
|
|
"UMask": "0x1",
|
|
"EventName": "OFFCORE_RESPONSE.PF_L3_DATA_RD.L3_MISS_LOCAL_DRAM.SNOOP_MISS",
|
|
"MSRIndex": "0x1a6,0x1a7",
|
|
"SampleAfterValue": "100003",
|
|
"BriefDescription": "PF_L3_DATA_RD & L3_MISS_LOCAL_DRAM & SNOOP_MISS",
|
|
"Offcore": "1",
|
|
"CounterHTOff": "0,1,2,3"
|
|
},
|
|
{
|
|
"PublicDescription": "tbd Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.",
|
|
"EventCode": "0xB7, 0xBB",
|
|
"MSRValue": "0x0404000080 ",
|
|
"Counter": "0,1,2,3",
|
|
"UMask": "0x1",
|
|
"EventName": "OFFCORE_RESPONSE.PF_L3_DATA_RD.L3_MISS_LOCAL_DRAM.SNOOP_HIT_NO_FWD",
|
|
"MSRIndex": "0x1a6,0x1a7",
|
|
"SampleAfterValue": "100003",
|
|
"BriefDescription": "PF_L3_DATA_RD & L3_MISS_LOCAL_DRAM & SNOOP_HIT_NO_FWD",
|
|
"Offcore": "1",
|
|
"CounterHTOff": "0,1,2,3"
|
|
},
|
|
{
|
|
"PublicDescription": "tbd Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.",
|
|
"EventCode": "0xB7, 0xBB",
|
|
"MSRValue": "0x1004000080 ",
|
|
"Counter": "0,1,2,3",
|
|
"UMask": "0x1",
|
|
"EventName": "OFFCORE_RESPONSE.PF_L3_DATA_RD.L3_MISS_LOCAL_DRAM.SNOOP_HITM",
|
|
"MSRIndex": "0x1a6,0x1a7",
|
|
"SampleAfterValue": "100003",
|
|
"BriefDescription": "PF_L3_DATA_RD & L3_MISS_LOCAL_DRAM & SNOOP_HITM",
|
|
"Offcore": "1",
|
|
"CounterHTOff": "0,1,2,3"
|
|
},
|
|
{
|
|
"PublicDescription": "tbd Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.",
|
|
"EventCode": "0xB7, 0xBB",
|
|
"MSRValue": "0x2004000080 ",
|
|
"Counter": "0,1,2,3",
|
|
"UMask": "0x1",
|
|
"EventName": "OFFCORE_RESPONSE.PF_L3_DATA_RD.L3_MISS_LOCAL_DRAM.SNOOP_NON_DRAM",
|
|
"MSRIndex": "0x1a6,0x1a7",
|
|
"SampleAfterValue": "100003",
|
|
"BriefDescription": "PF_L3_DATA_RD & L3_MISS_LOCAL_DRAM & SNOOP_NON_DRAM",
|
|
"Offcore": "1",
|
|
"CounterHTOff": "0,1,2,3"
|
|
},
|
|
{
|
|
"PublicDescription": "tbd Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.",
|
|
"EventCode": "0xB7, 0xBB",
|
|
"MSRValue": "0x3f84000080 ",
|
|
"Counter": "0,1,2,3",
|
|
"UMask": "0x1",
|
|
"EventName": "OFFCORE_RESPONSE.PF_L3_DATA_RD.L3_MISS_LOCAL_DRAM.ANY_SNOOP",
|
|
"MSRIndex": "0x1a6,0x1a7",
|
|
"SampleAfterValue": "100003",
|
|
"BriefDescription": "PF_L3_DATA_RD & L3_MISS_LOCAL_DRAM & ANY_SNOOP",
|
|
"Offcore": "1",
|
|
"CounterHTOff": "0,1,2,3"
|
|
},
|
|
{
|
|
"PublicDescription": "Counts all prefetch (that bring data to LLC only) data reads that miss the L3 with no details on snoop-related information. Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.",
|
|
"EventCode": "0xB7, 0xBB",
|
|
"MSRValue": "0x00bc000080 ",
|
|
"Counter": "0,1,2,3",
|
|
"UMask": "0x1",
|
|
"EventName": "OFFCORE_RESPONSE.PF_L3_DATA_RD.L3_MISS.SNOOP_NONE",
|
|
"MSRIndex": "0x1a6,0x1a7",
|
|
"SampleAfterValue": "100003",
|
|
"BriefDescription": "Counts all prefetch (that bring data to LLC only) data reads that miss the L3 with no details on snoop-related information.",
|
|
"Offcore": "1",
|
|
"CounterHTOff": "0,1,2,3"
|
|
},
|
|
{
|
|
"PublicDescription": "tbd Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.",
|
|
"EventCode": "0xB7, 0xBB",
|
|
"MSRValue": "0x013c000080 ",
|
|
"Counter": "0,1,2,3",
|
|
"UMask": "0x1",
|
|
"EventName": "OFFCORE_RESPONSE.PF_L3_DATA_RD.L3_MISS.SNOOP_NOT_NEEDED",
|
|
"MSRIndex": "0x1a6,0x1a7",
|
|
"SampleAfterValue": "100003",
|
|
"BriefDescription": "PF_L3_DATA_RD & L3_MISS & SNOOP_NOT_NEEDED",
|
|
"Offcore": "1",
|
|
"CounterHTOff": "0,1,2,3"
|
|
},
|
|
{
|
|
"PublicDescription": "Counts all prefetch (that bring data to LLC only) data reads that miss the L3 with a snoop miss response. Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.",
|
|
"EventCode": "0xB7, 0xBB",
|
|
"MSRValue": "0x023c000080 ",
|
|
"Counter": "0,1,2,3",
|
|
"UMask": "0x1",
|
|
"EventName": "OFFCORE_RESPONSE.PF_L3_DATA_RD.L3_MISS.SNOOP_MISS",
|
|
"MSRIndex": "0x1a6,0x1a7",
|
|
"SampleAfterValue": "100003",
|
|
"BriefDescription": "Counts all prefetch (that bring data to LLC only) data reads that miss the L3 with a snoop miss response.",
|
|
"Offcore": "1",
|
|
"CounterHTOff": "0,1,2,3"
|
|
},
|
|
{
|
|
"PublicDescription": "tbd Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.",
|
|
"EventCode": "0xB7, 0xBB",
|
|
"MSRValue": "0x043c000080 ",
|
|
"Counter": "0,1,2,3",
|
|
"UMask": "0x1",
|
|
"EventName": "OFFCORE_RESPONSE.PF_L3_DATA_RD.L3_MISS.SNOOP_HIT_NO_FWD",
|
|
"MSRIndex": "0x1a6,0x1a7",
|
|
"SampleAfterValue": "100003",
|
|
"BriefDescription": "PF_L3_DATA_RD & L3_MISS & SNOOP_HIT_NO_FWD",
|
|
"Offcore": "1",
|
|
"CounterHTOff": "0,1,2,3"
|
|
},
|
|
{
|
|
"PublicDescription": "tbd Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.",
|
|
"EventCode": "0xB7, 0xBB",
|
|
"MSRValue": "0x2000020100 ",
|
|
"Counter": "0,1,2,3",
|
|
"UMask": "0x1",
|
|
"EventName": "OFFCORE_RESPONSE.PF_L3_RFO.SUPPLIER_NONE.SNOOP_NON_DRAM",
|
|
"MSRIndex": "0x1a6,0x1a7",
|
|
"SampleAfterValue": "100003",
|
|
"BriefDescription": "PF_L3_RFO & SUPPLIER_NONE & SNOOP_NON_DRAM",
|
|
"Offcore": "1",
|
|
"CounterHTOff": "0,1,2,3"
|
|
},
|
|
{
|
|
"PublicDescription": "Counts all prefetch (that bring data to LLC only) RFOs that hit in the L3 and the target was non-DRAM system address. Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.",
|
|
"EventCode": "0xB7, 0xBB",
|
|
"MSRValue": "0x20003c0100 ",
|
|
"Counter": "0,1,2,3",
|
|
"UMask": "0x1",
|
|
"EventName": "OFFCORE_RESPONSE.PF_L3_RFO.L3_HIT.SNOOP_NON_DRAM",
|
|
"MSRIndex": "0x1a6,0x1a7",
|
|
"SampleAfterValue": "100003",
|
|
"BriefDescription": "Counts all prefetch (that bring data to LLC only) RFOs that hit in the L3 and the target was non-DRAM system address.",
|
|
"Offcore": "1",
|
|
"CounterHTOff": "0,1,2,3"
|
|
},
|
|
{
|
|
"PublicDescription": "tbd Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.",
|
|
"EventCode": "0xB7, 0xBB",
|
|
"MSRValue": "0x0084000100 ",
|
|
"Counter": "0,1,2,3",
|
|
"UMask": "0x1",
|
|
"EventName": "OFFCORE_RESPONSE.PF_L3_RFO.L3_MISS_LOCAL_DRAM.SNOOP_NONE",
|
|
"MSRIndex": "0x1a6,0x1a7",
|
|
"SampleAfterValue": "100003",
|
|
"BriefDescription": "PF_L3_RFO & L3_MISS_LOCAL_DRAM & SNOOP_NONE",
|
|
"Offcore": "1",
|
|
"CounterHTOff": "0,1,2,3"
|
|
},
|
|
{
|
|
"PublicDescription": "tbd Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.",
|
|
"EventCode": "0xB7, 0xBB",
|
|
"MSRValue": "0x0104000100 ",
|
|
"Counter": "0,1,2,3",
|
|
"UMask": "0x1",
|
|
"EventName": "OFFCORE_RESPONSE.PF_L3_RFO.L3_MISS_LOCAL_DRAM.SNOOP_NOT_NEEDED",
|
|
"MSRIndex": "0x1a6,0x1a7",
|
|
"SampleAfterValue": "100003",
|
|
"BriefDescription": "PF_L3_RFO & L3_MISS_LOCAL_DRAM & SNOOP_NOT_NEEDED",
|
|
"Offcore": "1",
|
|
"CounterHTOff": "0,1,2,3"
|
|
},
|
|
{
|
|
"PublicDescription": "tbd Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.",
|
|
"EventCode": "0xB7, 0xBB",
|
|
"MSRValue": "0x0204000100 ",
|
|
"Counter": "0,1,2,3",
|
|
"UMask": "0x1",
|
|
"EventName": "OFFCORE_RESPONSE.PF_L3_RFO.L3_MISS_LOCAL_DRAM.SNOOP_MISS",
|
|
"MSRIndex": "0x1a6,0x1a7",
|
|
"SampleAfterValue": "100003",
|
|
"BriefDescription": "PF_L3_RFO & L3_MISS_LOCAL_DRAM & SNOOP_MISS",
|
|
"Offcore": "1",
|
|
"CounterHTOff": "0,1,2,3"
|
|
},
|
|
{
|
|
"PublicDescription": "tbd Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.",
|
|
"EventCode": "0xB7, 0xBB",
|
|
"MSRValue": "0x0404000100 ",
|
|
"Counter": "0,1,2,3",
|
|
"UMask": "0x1",
|
|
"EventName": "OFFCORE_RESPONSE.PF_L3_RFO.L3_MISS_LOCAL_DRAM.SNOOP_HIT_NO_FWD",
|
|
"MSRIndex": "0x1a6,0x1a7",
|
|
"SampleAfterValue": "100003",
|
|
"BriefDescription": "PF_L3_RFO & L3_MISS_LOCAL_DRAM & SNOOP_HIT_NO_FWD",
|
|
"Offcore": "1",
|
|
"CounterHTOff": "0,1,2,3"
|
|
},
|
|
{
|
|
"PublicDescription": "tbd Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.",
|
|
"EventCode": "0xB7, 0xBB",
|
|
"MSRValue": "0x1004000100 ",
|
|
"Counter": "0,1,2,3",
|
|
"UMask": "0x1",
|
|
"EventName": "OFFCORE_RESPONSE.PF_L3_RFO.L3_MISS_LOCAL_DRAM.SNOOP_HITM",
|
|
"MSRIndex": "0x1a6,0x1a7",
|
|
"SampleAfterValue": "100003",
|
|
"BriefDescription": "PF_L3_RFO & L3_MISS_LOCAL_DRAM & SNOOP_HITM",
|
|
"Offcore": "1",
|
|
"CounterHTOff": "0,1,2,3"
|
|
},
|
|
{
|
|
"PublicDescription": "tbd Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.",
|
|
"EventCode": "0xB7, 0xBB",
|
|
"MSRValue": "0x2004000100 ",
|
|
"Counter": "0,1,2,3",
|
|
"UMask": "0x1",
|
|
"EventName": "OFFCORE_RESPONSE.PF_L3_RFO.L3_MISS_LOCAL_DRAM.SNOOP_NON_DRAM",
|
|
"MSRIndex": "0x1a6,0x1a7",
|
|
"SampleAfterValue": "100003",
|
|
"BriefDescription": "PF_L3_RFO & L3_MISS_LOCAL_DRAM & SNOOP_NON_DRAM",
|
|
"Offcore": "1",
|
|
"CounterHTOff": "0,1,2,3"
|
|
},
|
|
{
|
|
"PublicDescription": "tbd Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.",
|
|
"EventCode": "0xB7, 0xBB",
|
|
"MSRValue": "0x3f84000100 ",
|
|
"Counter": "0,1,2,3",
|
|
"UMask": "0x1",
|
|
"EventName": "OFFCORE_RESPONSE.PF_L3_RFO.L3_MISS_LOCAL_DRAM.ANY_SNOOP",
|
|
"MSRIndex": "0x1a6,0x1a7",
|
|
"SampleAfterValue": "100003",
|
|
"BriefDescription": "PF_L3_RFO & L3_MISS_LOCAL_DRAM & ANY_SNOOP",
|
|
"Offcore": "1",
|
|
"CounterHTOff": "0,1,2,3"
|
|
},
|
|
{
|
|
"PublicDescription": "Counts all prefetch (that bring data to LLC only) RFOs that miss the L3 with no details on snoop-related information. Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.",
|
|
"EventCode": "0xB7, 0xBB",
|
|
"MSRValue": "0x00bc000100 ",
|
|
"Counter": "0,1,2,3",
|
|
"UMask": "0x1",
|
|
"EventName": "OFFCORE_RESPONSE.PF_L3_RFO.L3_MISS.SNOOP_NONE",
|
|
"MSRIndex": "0x1a6,0x1a7",
|
|
"SampleAfterValue": "100003",
|
|
"BriefDescription": "Counts all prefetch (that bring data to LLC only) RFOs that miss the L3 with no details on snoop-related information.",
|
|
"Offcore": "1",
|
|
"CounterHTOff": "0,1,2,3"
|
|
},
|
|
{
|
|
"PublicDescription": "tbd Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.",
|
|
"EventCode": "0xB7, 0xBB",
|
|
"MSRValue": "0x013c000100 ",
|
|
"Counter": "0,1,2,3",
|
|
"UMask": "0x1",
|
|
"EventName": "OFFCORE_RESPONSE.PF_L3_RFO.L3_MISS.SNOOP_NOT_NEEDED",
|
|
"MSRIndex": "0x1a6,0x1a7",
|
|
"SampleAfterValue": "100003",
|
|
"BriefDescription": "PF_L3_RFO & L3_MISS & SNOOP_NOT_NEEDED",
|
|
"Offcore": "1",
|
|
"CounterHTOff": "0,1,2,3"
|
|
},
|
|
{
|
|
"PublicDescription": "Counts all prefetch (that bring data to LLC only) RFOs that miss the L3 with a snoop miss response. Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.",
|
|
"EventCode": "0xB7, 0xBB",
|
|
"MSRValue": "0x023c000100 ",
|
|
"Counter": "0,1,2,3",
|
|
"UMask": "0x1",
|
|
"EventName": "OFFCORE_RESPONSE.PF_L3_RFO.L3_MISS.SNOOP_MISS",
|
|
"MSRIndex": "0x1a6,0x1a7",
|
|
"SampleAfterValue": "100003",
|
|
"BriefDescription": "Counts all prefetch (that bring data to LLC only) RFOs that miss the L3 with a snoop miss response.",
|
|
"Offcore": "1",
|
|
"CounterHTOff": "0,1,2,3"
|
|
},
|
|
{
|
|
"PublicDescription": "tbd Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.",
|
|
"EventCode": "0xB7, 0xBB",
|
|
"MSRValue": "0x043c000100 ",
|
|
"Counter": "0,1,2,3",
|
|
"UMask": "0x1",
|
|
"EventName": "OFFCORE_RESPONSE.PF_L3_RFO.L3_MISS.SNOOP_HIT_NO_FWD",
|
|
"MSRIndex": "0x1a6,0x1a7",
|
|
"SampleAfterValue": "100003",
|
|
"BriefDescription": "PF_L3_RFO & L3_MISS & SNOOP_HIT_NO_FWD",
|
|
"Offcore": "1",
|
|
"CounterHTOff": "0,1,2,3"
|
|
},
|
|
{
|
|
"PublicDescription": "tbd Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.",
|
|
"EventCode": "0xB7, 0xBB",
|
|
"MSRValue": "0x2000020200 ",
|
|
"Counter": "0,1,2,3",
|
|
"UMask": "0x1",
|
|
"EventName": "OFFCORE_RESPONSE.PF_L3_CODE_RD.SUPPLIER_NONE.SNOOP_NON_DRAM",
|
|
"MSRIndex": "0x1a6,0x1a7",
|
|
"SampleAfterValue": "100003",
|
|
"BriefDescription": "PF_L3_CODE_RD & SUPPLIER_NONE & SNOOP_NON_DRAM",
|
|
"Offcore": "1",
|
|
"CounterHTOff": "0,1,2,3"
|
|
},
|
|
{
|
|
"PublicDescription": "Counts prefetch (that bring data to LLC only) code reads that hit in the L3 and the target was non-DRAM system address. Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.",
|
|
"EventCode": "0xB7, 0xBB",
|
|
"MSRValue": "0x20003c0200 ",
|
|
"Counter": "0,1,2,3",
|
|
"UMask": "0x1",
|
|
"EventName": "OFFCORE_RESPONSE.PF_L3_CODE_RD.L3_HIT.SNOOP_NON_DRAM",
|
|
"MSRIndex": "0x1a6,0x1a7",
|
|
"SampleAfterValue": "100003",
|
|
"BriefDescription": "Counts prefetch (that bring data to LLC only) code reads that hit in the L3 and the target was non-DRAM system address.",
|
|
"Offcore": "1",
|
|
"CounterHTOff": "0,1,2,3"
|
|
},
|
|
{
|
|
"PublicDescription": "tbd Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.",
|
|
"EventCode": "0xB7, 0xBB",
|
|
"MSRValue": "0x0084000200 ",
|
|
"Counter": "0,1,2,3",
|
|
"UMask": "0x1",
|
|
"EventName": "OFFCORE_RESPONSE.PF_L3_CODE_RD.L3_MISS_LOCAL_DRAM.SNOOP_NONE",
|
|
"MSRIndex": "0x1a6,0x1a7",
|
|
"SampleAfterValue": "100003",
|
|
"BriefDescription": "PF_L3_CODE_RD & L3_MISS_LOCAL_DRAM & SNOOP_NONE",
|
|
"Offcore": "1",
|
|
"CounterHTOff": "0,1,2,3"
|
|
},
|
|
{
|
|
"PublicDescription": "tbd Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.",
|
|
"EventCode": "0xB7, 0xBB",
|
|
"MSRValue": "0x0104000200 ",
|
|
"Counter": "0,1,2,3",
|
|
"UMask": "0x1",
|
|
"EventName": "OFFCORE_RESPONSE.PF_L3_CODE_RD.L3_MISS_LOCAL_DRAM.SNOOP_NOT_NEEDED",
|
|
"MSRIndex": "0x1a6,0x1a7",
|
|
"SampleAfterValue": "100003",
|
|
"BriefDescription": "PF_L3_CODE_RD & L3_MISS_LOCAL_DRAM & SNOOP_NOT_NEEDED",
|
|
"Offcore": "1",
|
|
"CounterHTOff": "0,1,2,3"
|
|
},
|
|
{
|
|
"PublicDescription": "tbd Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.",
|
|
"EventCode": "0xB7, 0xBB",
|
|
"MSRValue": "0x0204000200 ",
|
|
"Counter": "0,1,2,3",
|
|
"UMask": "0x1",
|
|
"EventName": "OFFCORE_RESPONSE.PF_L3_CODE_RD.L3_MISS_LOCAL_DRAM.SNOOP_MISS",
|
|
"MSRIndex": "0x1a6,0x1a7",
|
|
"SampleAfterValue": "100003",
|
|
"BriefDescription": "PF_L3_CODE_RD & L3_MISS_LOCAL_DRAM & SNOOP_MISS",
|
|
"Offcore": "1",
|
|
"CounterHTOff": "0,1,2,3"
|
|
},
|
|
{
|
|
"PublicDescription": "tbd Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.",
|
|
"EventCode": "0xB7, 0xBB",
|
|
"MSRValue": "0x0404000200 ",
|
|
"Counter": "0,1,2,3",
|
|
"UMask": "0x1",
|
|
"EventName": "OFFCORE_RESPONSE.PF_L3_CODE_RD.L3_MISS_LOCAL_DRAM.SNOOP_HIT_NO_FWD",
|
|
"MSRIndex": "0x1a6,0x1a7",
|
|
"SampleAfterValue": "100003",
|
|
"BriefDescription": "PF_L3_CODE_RD & L3_MISS_LOCAL_DRAM & SNOOP_HIT_NO_FWD",
|
|
"Offcore": "1",
|
|
"CounterHTOff": "0,1,2,3"
|
|
},
|
|
{
|
|
"PublicDescription": "tbd Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.",
|
|
"EventCode": "0xB7, 0xBB",
|
|
"MSRValue": "0x1004000200 ",
|
|
"Counter": "0,1,2,3",
|
|
"UMask": "0x1",
|
|
"EventName": "OFFCORE_RESPONSE.PF_L3_CODE_RD.L3_MISS_LOCAL_DRAM.SNOOP_HITM",
|
|
"MSRIndex": "0x1a6,0x1a7",
|
|
"SampleAfterValue": "100003",
|
|
"BriefDescription": "PF_L3_CODE_RD & L3_MISS_LOCAL_DRAM & SNOOP_HITM",
|
|
"Offcore": "1",
|
|
"CounterHTOff": "0,1,2,3"
|
|
},
|
|
{
|
|
"PublicDescription": "tbd Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.",
|
|
"EventCode": "0xB7, 0xBB",
|
|
"MSRValue": "0x2004000200 ",
|
|
"Counter": "0,1,2,3",
|
|
"UMask": "0x1",
|
|
"EventName": "OFFCORE_RESPONSE.PF_L3_CODE_RD.L3_MISS_LOCAL_DRAM.SNOOP_NON_DRAM",
|
|
"MSRIndex": "0x1a6,0x1a7",
|
|
"SampleAfterValue": "100003",
|
|
"BriefDescription": "PF_L3_CODE_RD & L3_MISS_LOCAL_DRAM & SNOOP_NON_DRAM",
|
|
"Offcore": "1",
|
|
"CounterHTOff": "0,1,2,3"
|
|
},
|
|
{
|
|
"PublicDescription": "tbd Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.",
|
|
"EventCode": "0xB7, 0xBB",
|
|
"MSRValue": "0x3f84000200 ",
|
|
"Counter": "0,1,2,3",
|
|
"UMask": "0x1",
|
|
"EventName": "OFFCORE_RESPONSE.PF_L3_CODE_RD.L3_MISS_LOCAL_DRAM.ANY_SNOOP",
|
|
"MSRIndex": "0x1a6,0x1a7",
|
|
"SampleAfterValue": "100003",
|
|
"BriefDescription": "PF_L3_CODE_RD & L3_MISS_LOCAL_DRAM & ANY_SNOOP",
|
|
"Offcore": "1",
|
|
"CounterHTOff": "0,1,2,3"
|
|
},
|
|
{
|
|
"PublicDescription": "Counts prefetch (that bring data to LLC only) code reads that miss the L3 with no details on snoop-related information. Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.",
|
|
"EventCode": "0xB7, 0xBB",
|
|
"MSRValue": "0x00bc000200 ",
|
|
"Counter": "0,1,2,3",
|
|
"UMask": "0x1",
|
|
"EventName": "OFFCORE_RESPONSE.PF_L3_CODE_RD.L3_MISS.SNOOP_NONE",
|
|
"MSRIndex": "0x1a6,0x1a7",
|
|
"SampleAfterValue": "100003",
|
|
"BriefDescription": "Counts prefetch (that bring data to LLC only) code reads that miss the L3 with no details on snoop-related information.",
|
|
"Offcore": "1",
|
|
"CounterHTOff": "0,1,2,3"
|
|
},
|
|
{
|
|
"PublicDescription": "tbd Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.",
|
|
"EventCode": "0xB7, 0xBB",
|
|
"MSRValue": "0x013c000200 ",
|
|
"Counter": "0,1,2,3",
|
|
"UMask": "0x1",
|
|
"EventName": "OFFCORE_RESPONSE.PF_L3_CODE_RD.L3_MISS.SNOOP_NOT_NEEDED",
|
|
"MSRIndex": "0x1a6,0x1a7",
|
|
"SampleAfterValue": "100003",
|
|
"BriefDescription": "PF_L3_CODE_RD & L3_MISS & SNOOP_NOT_NEEDED",
|
|
"Offcore": "1",
|
|
"CounterHTOff": "0,1,2,3"
|
|
},
|
|
{
|
|
"PublicDescription": "Counts prefetch (that bring data to LLC only) code reads that miss the L3 with a snoop miss response. Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.",
|
|
"EventCode": "0xB7, 0xBB",
|
|
"MSRValue": "0x023c000200 ",
|
|
"Counter": "0,1,2,3",
|
|
"UMask": "0x1",
|
|
"EventName": "OFFCORE_RESPONSE.PF_L3_CODE_RD.L3_MISS.SNOOP_MISS",
|
|
"MSRIndex": "0x1a6,0x1a7",
|
|
"SampleAfterValue": "100003",
|
|
"BriefDescription": "Counts prefetch (that bring data to LLC only) code reads that miss the L3 with a snoop miss response.",
|
|
"Offcore": "1",
|
|
"CounterHTOff": "0,1,2,3"
|
|
},
|
|
{
|
|
"PublicDescription": "tbd Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.",
|
|
"EventCode": "0xB7, 0xBB",
|
|
"MSRValue": "0x043c000200 ",
|
|
"Counter": "0,1,2,3",
|
|
"UMask": "0x1",
|
|
"EventName": "OFFCORE_RESPONSE.PF_L3_CODE_RD.L3_MISS.SNOOP_HIT_NO_FWD",
|
|
"MSRIndex": "0x1a6,0x1a7",
|
|
"SampleAfterValue": "100003",
|
|
"BriefDescription": "PF_L3_CODE_RD & L3_MISS & SNOOP_HIT_NO_FWD",
|
|
"Offcore": "1",
|
|
"CounterHTOff": "0,1,2,3"
|
|
},
|
|
{
|
|
"PublicDescription": "tbd Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.",
|
|
"EventCode": "0xB7, 0xBB",
|
|
"MSRValue": "0x2000028000 ",
|
|
"Counter": "0,1,2,3",
|
|
"UMask": "0x1",
|
|
"EventName": "OFFCORE_RESPONSE.OTHER.SUPPLIER_NONE.SNOOP_NON_DRAM",
|
|
"MSRIndex": "0x1a6,0x1a7",
|
|
"SampleAfterValue": "100003",
|
|
"BriefDescription": "OTHER & SUPPLIER_NONE & SNOOP_NON_DRAM",
|
|
"Offcore": "1",
|
|
"CounterHTOff": "0,1,2,3"
|
|
},
|
|
{
|
|
"PublicDescription": "Counts any other requests that hit in the L3 and the target was non-DRAM system address. Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.",
|
|
"EventCode": "0xB7, 0xBB",
|
|
"MSRValue": "0x20003c8000 ",
|
|
"Counter": "0,1,2,3",
|
|
"UMask": "0x1",
|
|
"EventName": "OFFCORE_RESPONSE.OTHER.L3_HIT.SNOOP_NON_DRAM",
|
|
"MSRIndex": "0x1a6,0x1a7",
|
|
"SampleAfterValue": "100003",
|
|
"BriefDescription": "Counts any other requests that hit in the L3 and the target was non-DRAM system address.",
|
|
"Offcore": "1",
|
|
"CounterHTOff": "0,1,2,3"
|
|
},
|
|
{
|
|
"PublicDescription": "tbd Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.",
|
|
"EventCode": "0xB7, 0xBB",
|
|
"MSRValue": "0x0084008000 ",
|
|
"Counter": "0,1,2,3",
|
|
"UMask": "0x1",
|
|
"EventName": "OFFCORE_RESPONSE.OTHER.L3_MISS_LOCAL_DRAM.SNOOP_NONE",
|
|
"MSRIndex": "0x1a6,0x1a7",
|
|
"SampleAfterValue": "100003",
|
|
"BriefDescription": "OTHER & L3_MISS_LOCAL_DRAM & SNOOP_NONE",
|
|
"Offcore": "1",
|
|
"CounterHTOff": "0,1,2,3"
|
|
},
|
|
{
|
|
"PublicDescription": "tbd Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.",
|
|
"EventCode": "0xB7, 0xBB",
|
|
"MSRValue": "0x0104008000 ",
|
|
"Counter": "0,1,2,3",
|
|
"UMask": "0x1",
|
|
"EventName": "OFFCORE_RESPONSE.OTHER.L3_MISS_LOCAL_DRAM.SNOOP_NOT_NEEDED",
|
|
"MSRIndex": "0x1a6,0x1a7",
|
|
"SampleAfterValue": "100003",
|
|
"BriefDescription": "OTHER & L3_MISS_LOCAL_DRAM & SNOOP_NOT_NEEDED",
|
|
"Offcore": "1",
|
|
"CounterHTOff": "0,1,2,3"
|
|
},
|
|
{
|
|
"PublicDescription": "tbd Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.",
|
|
"EventCode": "0xB7, 0xBB",
|
|
"MSRValue": "0x0204008000 ",
|
|
"Counter": "0,1,2,3",
|
|
"UMask": "0x1",
|
|
"EventName": "OFFCORE_RESPONSE.OTHER.L3_MISS_LOCAL_DRAM.SNOOP_MISS",
|
|
"MSRIndex": "0x1a6,0x1a7",
|
|
"SampleAfterValue": "100003",
|
|
"BriefDescription": "OTHER & L3_MISS_LOCAL_DRAM & SNOOP_MISS",
|
|
"Offcore": "1",
|
|
"CounterHTOff": "0,1,2,3"
|
|
},
|
|
{
|
|
"PublicDescription": "tbd Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.",
|
|
"EventCode": "0xB7, 0xBB",
|
|
"MSRValue": "0x0404008000 ",
|
|
"Counter": "0,1,2,3",
|
|
"UMask": "0x1",
|
|
"EventName": "OFFCORE_RESPONSE.OTHER.L3_MISS_LOCAL_DRAM.SNOOP_HIT_NO_FWD",
|
|
"MSRIndex": "0x1a6,0x1a7",
|
|
"SampleAfterValue": "100003",
|
|
"BriefDescription": "OTHER & L3_MISS_LOCAL_DRAM & SNOOP_HIT_NO_FWD",
|
|
"Offcore": "1",
|
|
"CounterHTOff": "0,1,2,3"
|
|
},
|
|
{
|
|
"PublicDescription": "tbd Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.",
|
|
"EventCode": "0xB7, 0xBB",
|
|
"MSRValue": "0x1004008000 ",
|
|
"Counter": "0,1,2,3",
|
|
"UMask": "0x1",
|
|
"EventName": "OFFCORE_RESPONSE.OTHER.L3_MISS_LOCAL_DRAM.SNOOP_HITM",
|
|
"MSRIndex": "0x1a6,0x1a7",
|
|
"SampleAfterValue": "100003",
|
|
"BriefDescription": "OTHER & L3_MISS_LOCAL_DRAM & SNOOP_HITM",
|
|
"Offcore": "1",
|
|
"CounterHTOff": "0,1,2,3"
|
|
},
|
|
{
|
|
"PublicDescription": "tbd Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.",
|
|
"EventCode": "0xB7, 0xBB",
|
|
"MSRValue": "0x2004008000 ",
|
|
"Counter": "0,1,2,3",
|
|
"UMask": "0x1",
|
|
"EventName": "OFFCORE_RESPONSE.OTHER.L3_MISS_LOCAL_DRAM.SNOOP_NON_DRAM",
|
|
"MSRIndex": "0x1a6,0x1a7",
|
|
"SampleAfterValue": "100003",
|
|
"BriefDescription": "OTHER & L3_MISS_LOCAL_DRAM & SNOOP_NON_DRAM",
|
|
"Offcore": "1",
|
|
"CounterHTOff": "0,1,2,3"
|
|
},
|
|
{
|
|
"PublicDescription": "tbd Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.",
|
|
"EventCode": "0xB7, 0xBB",
|
|
"MSRValue": "0x3f84008000 ",
|
|
"Counter": "0,1,2,3",
|
|
"UMask": "0x1",
|
|
"EventName": "OFFCORE_RESPONSE.OTHER.L3_MISS_LOCAL_DRAM.ANY_SNOOP",
|
|
"MSRIndex": "0x1a6,0x1a7",
|
|
"SampleAfterValue": "100003",
|
|
"BriefDescription": "OTHER & L3_MISS_LOCAL_DRAM & ANY_SNOOP",
|
|
"Offcore": "1",
|
|
"CounterHTOff": "0,1,2,3"
|
|
},
|
|
{
|
|
"PublicDescription": "Counts any other requests that miss the L3 with no details on snoop-related information. Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.",
|
|
"EventCode": "0xB7, 0xBB",
|
|
"MSRValue": "0x00bc008000 ",
|
|
"Counter": "0,1,2,3",
|
|
"UMask": "0x1",
|
|
"EventName": "OFFCORE_RESPONSE.OTHER.L3_MISS.SNOOP_NONE",
|
|
"MSRIndex": "0x1a6,0x1a7",
|
|
"SampleAfterValue": "100003",
|
|
"BriefDescription": "Counts any other requests that miss the L3 with no details on snoop-related information.",
|
|
"Offcore": "1",
|
|
"CounterHTOff": "0,1,2,3"
|
|
},
|
|
{
|
|
"PublicDescription": "tbd Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.",
|
|
"EventCode": "0xB7, 0xBB",
|
|
"MSRValue": "0x013c008000 ",
|
|
"Counter": "0,1,2,3",
|
|
"UMask": "0x1",
|
|
"EventName": "OFFCORE_RESPONSE.OTHER.L3_MISS.SNOOP_NOT_NEEDED",
|
|
"MSRIndex": "0x1a6,0x1a7",
|
|
"SampleAfterValue": "100003",
|
|
"BriefDescription": "OTHER & L3_MISS & SNOOP_NOT_NEEDED",
|
|
"Offcore": "1",
|
|
"CounterHTOff": "0,1,2,3"
|
|
},
|
|
{
|
|
"PublicDescription": "Counts any other requests that miss the L3 with a snoop miss response. Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.",
|
|
"EventCode": "0xB7, 0xBB",
|
|
"MSRValue": "0x023c008000 ",
|
|
"Counter": "0,1,2,3",
|
|
"UMask": "0x1",
|
|
"EventName": "OFFCORE_RESPONSE.OTHER.L3_MISS.SNOOP_MISS",
|
|
"MSRIndex": "0x1a6,0x1a7",
|
|
"SampleAfterValue": "100003",
|
|
"BriefDescription": "Counts any other requests that miss the L3 with a snoop miss response.",
|
|
"Offcore": "1",
|
|
"CounterHTOff": "0,1,2,3"
|
|
},
|
|
{
|
|
"PublicDescription": "tbd Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.",
|
|
"EventCode": "0xB7, 0xBB",
|
|
"MSRValue": "0x043c008000 ",
|
|
"Counter": "0,1,2,3",
|
|
"UMask": "0x1",
|
|
"EventName": "OFFCORE_RESPONSE.OTHER.L3_MISS.SNOOP_HIT_NO_FWD",
|
|
"MSRIndex": "0x1a6,0x1a7",
|
|
"SampleAfterValue": "100003",
|
|
"BriefDescription": "OTHER & L3_MISS & SNOOP_HIT_NO_FWD",
|
|
"Offcore": "1",
|
|
"CounterHTOff": "0,1,2,3"
|
|
},
|
|
{
|
|
"PublicDescription": "tbd Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.",
|
|
"EventCode": "0xB7, 0xBB",
|
|
"MSRValue": "0x2000020090 ",
|
|
"Counter": "0,1,2,3",
|
|
"UMask": "0x1",
|
|
"EventName": "OFFCORE_RESPONSE.ALL_PF_DATA_RD.SUPPLIER_NONE.SNOOP_NON_DRAM",
|
|
"MSRIndex": "0x1a6,0x1a7",
|
|
"SampleAfterValue": "100003",
|
|
"BriefDescription": "ALL_PF_DATA_RD & SUPPLIER_NONE & SNOOP_NON_DRAM",
|
|
"Offcore": "1",
|
|
"CounterHTOff": "0,1,2,3"
|
|
},
|
|
{
|
|
"PublicDescription": "Counts all prefetch data reads that hit in the L3 and the target was non-DRAM system address. Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.",
|
|
"EventCode": "0xB7, 0xBB",
|
|
"MSRValue": "0x20003c0090 ",
|
|
"Counter": "0,1,2,3",
|
|
"UMask": "0x1",
|
|
"EventName": "OFFCORE_RESPONSE.ALL_PF_DATA_RD.L3_HIT.SNOOP_NON_DRAM",
|
|
"MSRIndex": "0x1a6,0x1a7",
|
|
"SampleAfterValue": "100003",
|
|
"BriefDescription": "Counts all prefetch data reads that hit in the L3 and the target was non-DRAM system address.",
|
|
"Offcore": "1",
|
|
"CounterHTOff": "0,1,2,3"
|
|
},
|
|
{
|
|
"PublicDescription": "tbd Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.",
|
|
"EventCode": "0xB7, 0xBB",
|
|
"MSRValue": "0x0084000090 ",
|
|
"Counter": "0,1,2,3",
|
|
"UMask": "0x1",
|
|
"EventName": "OFFCORE_RESPONSE.ALL_PF_DATA_RD.L3_MISS_LOCAL_DRAM.SNOOP_NONE",
|
|
"MSRIndex": "0x1a6,0x1a7",
|
|
"SampleAfterValue": "100003",
|
|
"BriefDescription": "ALL_PF_DATA_RD & L3_MISS_LOCAL_DRAM & SNOOP_NONE",
|
|
"Offcore": "1",
|
|
"CounterHTOff": "0,1,2,3"
|
|
},
|
|
{
|
|
"PublicDescription": "tbd Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.",
|
|
"EventCode": "0xB7, 0xBB",
|
|
"MSRValue": "0x0104000090 ",
|
|
"Counter": "0,1,2,3",
|
|
"UMask": "0x1",
|
|
"EventName": "OFFCORE_RESPONSE.ALL_PF_DATA_RD.L3_MISS_LOCAL_DRAM.SNOOP_NOT_NEEDED",
|
|
"MSRIndex": "0x1a6,0x1a7",
|
|
"SampleAfterValue": "100003",
|
|
"BriefDescription": "ALL_PF_DATA_RD & L3_MISS_LOCAL_DRAM & SNOOP_NOT_NEEDED",
|
|
"Offcore": "1",
|
|
"CounterHTOff": "0,1,2,3"
|
|
},
|
|
{
|
|
"PublicDescription": "tbd Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.",
|
|
"EventCode": "0xB7, 0xBB",
|
|
"MSRValue": "0x0204000090 ",
|
|
"Counter": "0,1,2,3",
|
|
"UMask": "0x1",
|
|
"EventName": "OFFCORE_RESPONSE.ALL_PF_DATA_RD.L3_MISS_LOCAL_DRAM.SNOOP_MISS",
|
|
"MSRIndex": "0x1a6,0x1a7",
|
|
"SampleAfterValue": "100003",
|
|
"BriefDescription": "ALL_PF_DATA_RD & L3_MISS_LOCAL_DRAM & SNOOP_MISS",
|
|
"Offcore": "1",
|
|
"CounterHTOff": "0,1,2,3"
|
|
},
|
|
{
|
|
"PublicDescription": "tbd Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.",
|
|
"EventCode": "0xB7, 0xBB",
|
|
"MSRValue": "0x0404000090 ",
|
|
"Counter": "0,1,2,3",
|
|
"UMask": "0x1",
|
|
"EventName": "OFFCORE_RESPONSE.ALL_PF_DATA_RD.L3_MISS_LOCAL_DRAM.SNOOP_HIT_NO_FWD",
|
|
"MSRIndex": "0x1a6,0x1a7",
|
|
"SampleAfterValue": "100003",
|
|
"BriefDescription": "ALL_PF_DATA_RD & L3_MISS_LOCAL_DRAM & SNOOP_HIT_NO_FWD",
|
|
"Offcore": "1",
|
|
"CounterHTOff": "0,1,2,3"
|
|
},
|
|
{
|
|
"PublicDescription": "tbd Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.",
|
|
"EventCode": "0xB7, 0xBB",
|
|
"MSRValue": "0x1004000090 ",
|
|
"Counter": "0,1,2,3",
|
|
"UMask": "0x1",
|
|
"EventName": "OFFCORE_RESPONSE.ALL_PF_DATA_RD.L3_MISS_LOCAL_DRAM.SNOOP_HITM",
|
|
"MSRIndex": "0x1a6,0x1a7",
|
|
"SampleAfterValue": "100003",
|
|
"BriefDescription": "ALL_PF_DATA_RD & L3_MISS_LOCAL_DRAM & SNOOP_HITM",
|
|
"Offcore": "1",
|
|
"CounterHTOff": "0,1,2,3"
|
|
},
|
|
{
|
|
"PublicDescription": "tbd Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.",
|
|
"EventCode": "0xB7, 0xBB",
|
|
"MSRValue": "0x2004000090 ",
|
|
"Counter": "0,1,2,3",
|
|
"UMask": "0x1",
|
|
"EventName": "OFFCORE_RESPONSE.ALL_PF_DATA_RD.L3_MISS_LOCAL_DRAM.SNOOP_NON_DRAM",
|
|
"MSRIndex": "0x1a6,0x1a7",
|
|
"SampleAfterValue": "100003",
|
|
"BriefDescription": "ALL_PF_DATA_RD & L3_MISS_LOCAL_DRAM & SNOOP_NON_DRAM",
|
|
"Offcore": "1",
|
|
"CounterHTOff": "0,1,2,3"
|
|
},
|
|
{
|
|
"PublicDescription": "tbd Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.",
|
|
"EventCode": "0xB7, 0xBB",
|
|
"MSRValue": "0x3f84000090 ",
|
|
"Counter": "0,1,2,3",
|
|
"UMask": "0x1",
|
|
"EventName": "OFFCORE_RESPONSE.ALL_PF_DATA_RD.L3_MISS_LOCAL_DRAM.ANY_SNOOP",
|
|
"MSRIndex": "0x1a6,0x1a7",
|
|
"SampleAfterValue": "100003",
|
|
"BriefDescription": "ALL_PF_DATA_RD & L3_MISS_LOCAL_DRAM & ANY_SNOOP",
|
|
"Offcore": "1",
|
|
"CounterHTOff": "0,1,2,3"
|
|
},
|
|
{
|
|
"PublicDescription": "Counts all prefetch data reads that miss the L3 with no details on snoop-related information. Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.",
|
|
"EventCode": "0xB7, 0xBB",
|
|
"MSRValue": "0x00bc000090 ",
|
|
"Counter": "0,1,2,3",
|
|
"UMask": "0x1",
|
|
"EventName": "OFFCORE_RESPONSE.ALL_PF_DATA_RD.L3_MISS.SNOOP_NONE",
|
|
"MSRIndex": "0x1a6,0x1a7",
|
|
"SampleAfterValue": "100003",
|
|
"BriefDescription": "Counts all prefetch data reads that miss the L3 with no details on snoop-related information.",
|
|
"Offcore": "1",
|
|
"CounterHTOff": "0,1,2,3"
|
|
},
|
|
{
|
|
"PublicDescription": "tbd Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.",
|
|
"EventCode": "0xB7, 0xBB",
|
|
"MSRValue": "0x013c000090 ",
|
|
"Counter": "0,1,2,3",
|
|
"UMask": "0x1",
|
|
"EventName": "OFFCORE_RESPONSE.ALL_PF_DATA_RD.L3_MISS.SNOOP_NOT_NEEDED",
|
|
"MSRIndex": "0x1a6,0x1a7",
|
|
"SampleAfterValue": "100003",
|
|
"BriefDescription": "ALL_PF_DATA_RD & L3_MISS & SNOOP_NOT_NEEDED",
|
|
"Offcore": "1",
|
|
"CounterHTOff": "0,1,2,3"
|
|
},
|
|
{
|
|
"PublicDescription": "Counts all prefetch data reads that miss the L3 with a snoop miss response. Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.",
|
|
"EventCode": "0xB7, 0xBB",
|
|
"MSRValue": "0x023c000090 ",
|
|
"Counter": "0,1,2,3",
|
|
"UMask": "0x1",
|
|
"EventName": "OFFCORE_RESPONSE.ALL_PF_DATA_RD.L3_MISS.SNOOP_MISS",
|
|
"MSRIndex": "0x1a6,0x1a7",
|
|
"SampleAfterValue": "100003",
|
|
"BriefDescription": "Counts all prefetch data reads that miss the L3 with a snoop miss response.",
|
|
"Offcore": "1",
|
|
"CounterHTOff": "0,1,2,3"
|
|
},
|
|
{
|
|
"PublicDescription": "tbd Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.",
|
|
"EventCode": "0xB7, 0xBB",
|
|
"MSRValue": "0x043c000090 ",
|
|
"Counter": "0,1,2,3",
|
|
"UMask": "0x1",
|
|
"EventName": "OFFCORE_RESPONSE.ALL_PF_DATA_RD.L3_MISS.SNOOP_HIT_NO_FWD",
|
|
"MSRIndex": "0x1a6,0x1a7",
|
|
"SampleAfterValue": "100003",
|
|
"BriefDescription": "ALL_PF_DATA_RD & L3_MISS & SNOOP_HIT_NO_FWD",
|
|
"Offcore": "1",
|
|
"CounterHTOff": "0,1,2,3"
|
|
},
|
|
{
|
|
"PublicDescription": "tbd Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.",
|
|
"EventCode": "0xB7, 0xBB",
|
|
"MSRValue": "0x2000020120 ",
|
|
"Counter": "0,1,2,3",
|
|
"UMask": "0x1",
|
|
"EventName": "OFFCORE_RESPONSE.ALL_PF_RFO.SUPPLIER_NONE.SNOOP_NON_DRAM",
|
|
"MSRIndex": "0x1a6,0x1a7",
|
|
"SampleAfterValue": "100003",
|
|
"BriefDescription": "ALL_PF_RFO & SUPPLIER_NONE & SNOOP_NON_DRAM",
|
|
"Offcore": "1",
|
|
"CounterHTOff": "0,1,2,3"
|
|
},
|
|
{
|
|
"PublicDescription": "Counts prefetch RFOs that hit in the L3 and the target was non-DRAM system address. Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.",
|
|
"EventCode": "0xB7, 0xBB",
|
|
"MSRValue": "0x20003c0120 ",
|
|
"Counter": "0,1,2,3",
|
|
"UMask": "0x1",
|
|
"EventName": "OFFCORE_RESPONSE.ALL_PF_RFO.L3_HIT.SNOOP_NON_DRAM",
|
|
"MSRIndex": "0x1a6,0x1a7",
|
|
"SampleAfterValue": "100003",
|
|
"BriefDescription": "Counts prefetch RFOs that hit in the L3 and the target was non-DRAM system address.",
|
|
"Offcore": "1",
|
|
"CounterHTOff": "0,1,2,3"
|
|
},
|
|
{
|
|
"PublicDescription": "tbd Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.",
|
|
"EventCode": "0xB7, 0xBB",
|
|
"MSRValue": "0x0084000120 ",
|
|
"Counter": "0,1,2,3",
|
|
"UMask": "0x1",
|
|
"EventName": "OFFCORE_RESPONSE.ALL_PF_RFO.L3_MISS_LOCAL_DRAM.SNOOP_NONE",
|
|
"MSRIndex": "0x1a6,0x1a7",
|
|
"SampleAfterValue": "100003",
|
|
"BriefDescription": "ALL_PF_RFO & L3_MISS_LOCAL_DRAM & SNOOP_NONE",
|
|
"Offcore": "1",
|
|
"CounterHTOff": "0,1,2,3"
|
|
},
|
|
{
|
|
"PublicDescription": "tbd Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.",
|
|
"EventCode": "0xB7, 0xBB",
|
|
"MSRValue": "0x0104000120 ",
|
|
"Counter": "0,1,2,3",
|
|
"UMask": "0x1",
|
|
"EventName": "OFFCORE_RESPONSE.ALL_PF_RFO.L3_MISS_LOCAL_DRAM.SNOOP_NOT_NEEDED",
|
|
"MSRIndex": "0x1a6,0x1a7",
|
|
"SampleAfterValue": "100003",
|
|
"BriefDescription": "ALL_PF_RFO & L3_MISS_LOCAL_DRAM & SNOOP_NOT_NEEDED",
|
|
"Offcore": "1",
|
|
"CounterHTOff": "0,1,2,3"
|
|
},
|
|
{
|
|
"PublicDescription": "tbd Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.",
|
|
"EventCode": "0xB7, 0xBB",
|
|
"MSRValue": "0x0204000120 ",
|
|
"Counter": "0,1,2,3",
|
|
"UMask": "0x1",
|
|
"EventName": "OFFCORE_RESPONSE.ALL_PF_RFO.L3_MISS_LOCAL_DRAM.SNOOP_MISS",
|
|
"MSRIndex": "0x1a6,0x1a7",
|
|
"SampleAfterValue": "100003",
|
|
"BriefDescription": "ALL_PF_RFO & L3_MISS_LOCAL_DRAM & SNOOP_MISS",
|
|
"Offcore": "1",
|
|
"CounterHTOff": "0,1,2,3"
|
|
},
|
|
{
|
|
"PublicDescription": "tbd Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.",
|
|
"EventCode": "0xB7, 0xBB",
|
|
"MSRValue": "0x0404000120 ",
|
|
"Counter": "0,1,2,3",
|
|
"UMask": "0x1",
|
|
"EventName": "OFFCORE_RESPONSE.ALL_PF_RFO.L3_MISS_LOCAL_DRAM.SNOOP_HIT_NO_FWD",
|
|
"MSRIndex": "0x1a6,0x1a7",
|
|
"SampleAfterValue": "100003",
|
|
"BriefDescription": "ALL_PF_RFO & L3_MISS_LOCAL_DRAM & SNOOP_HIT_NO_FWD",
|
|
"Offcore": "1",
|
|
"CounterHTOff": "0,1,2,3"
|
|
},
|
|
{
|
|
"PublicDescription": "tbd Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.",
|
|
"EventCode": "0xB7, 0xBB",
|
|
"MSRValue": "0x1004000120 ",
|
|
"Counter": "0,1,2,3",
|
|
"UMask": "0x1",
|
|
"EventName": "OFFCORE_RESPONSE.ALL_PF_RFO.L3_MISS_LOCAL_DRAM.SNOOP_HITM",
|
|
"MSRIndex": "0x1a6,0x1a7",
|
|
"SampleAfterValue": "100003",
|
|
"BriefDescription": "ALL_PF_RFO & L3_MISS_LOCAL_DRAM & SNOOP_HITM",
|
|
"Offcore": "1",
|
|
"CounterHTOff": "0,1,2,3"
|
|
},
|
|
{
|
|
"PublicDescription": "tbd Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.",
|
|
"EventCode": "0xB7, 0xBB",
|
|
"MSRValue": "0x2004000120 ",
|
|
"Counter": "0,1,2,3",
|
|
"UMask": "0x1",
|
|
"EventName": "OFFCORE_RESPONSE.ALL_PF_RFO.L3_MISS_LOCAL_DRAM.SNOOP_NON_DRAM",
|
|
"MSRIndex": "0x1a6,0x1a7",
|
|
"SampleAfterValue": "100003",
|
|
"BriefDescription": "ALL_PF_RFO & L3_MISS_LOCAL_DRAM & SNOOP_NON_DRAM",
|
|
"Offcore": "1",
|
|
"CounterHTOff": "0,1,2,3"
|
|
},
|
|
{
|
|
"PublicDescription": "tbd Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.",
|
|
"EventCode": "0xB7, 0xBB",
|
|
"MSRValue": "0x3f84000120 ",
|
|
"Counter": "0,1,2,3",
|
|
"UMask": "0x1",
|
|
"EventName": "OFFCORE_RESPONSE.ALL_PF_RFO.L3_MISS_LOCAL_DRAM.ANY_SNOOP",
|
|
"MSRIndex": "0x1a6,0x1a7",
|
|
"SampleAfterValue": "100003",
|
|
"BriefDescription": "ALL_PF_RFO & L3_MISS_LOCAL_DRAM & ANY_SNOOP",
|
|
"Offcore": "1",
|
|
"CounterHTOff": "0,1,2,3"
|
|
},
|
|
{
|
|
"PublicDescription": "Counts prefetch RFOs that miss the L3 with no details on snoop-related information. Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.",
|
|
"EventCode": "0xB7, 0xBB",
|
|
"MSRValue": "0x00bc000120 ",
|
|
"Counter": "0,1,2,3",
|
|
"UMask": "0x1",
|
|
"EventName": "OFFCORE_RESPONSE.ALL_PF_RFO.L3_MISS.SNOOP_NONE",
|
|
"MSRIndex": "0x1a6,0x1a7",
|
|
"SampleAfterValue": "100003",
|
|
"BriefDescription": "Counts prefetch RFOs that miss the L3 with no details on snoop-related information.",
|
|
"Offcore": "1",
|
|
"CounterHTOff": "0,1,2,3"
|
|
},
|
|
{
|
|
"PublicDescription": "tbd Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.",
|
|
"EventCode": "0xB7, 0xBB",
|
|
"MSRValue": "0x013c000120 ",
|
|
"Counter": "0,1,2,3",
|
|
"UMask": "0x1",
|
|
"EventName": "OFFCORE_RESPONSE.ALL_PF_RFO.L3_MISS.SNOOP_NOT_NEEDED",
|
|
"MSRIndex": "0x1a6,0x1a7",
|
|
"SampleAfterValue": "100003",
|
|
"BriefDescription": "ALL_PF_RFO & L3_MISS & SNOOP_NOT_NEEDED",
|
|
"Offcore": "1",
|
|
"CounterHTOff": "0,1,2,3"
|
|
},
|
|
{
|
|
"PublicDescription": "Counts prefetch RFOs that miss the L3 with a snoop miss response. Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.",
|
|
"EventCode": "0xB7, 0xBB",
|
|
"MSRValue": "0x023c000120 ",
|
|
"Counter": "0,1,2,3",
|
|
"UMask": "0x1",
|
|
"EventName": "OFFCORE_RESPONSE.ALL_PF_RFO.L3_MISS.SNOOP_MISS",
|
|
"MSRIndex": "0x1a6,0x1a7",
|
|
"SampleAfterValue": "100003",
|
|
"BriefDescription": "Counts prefetch RFOs that miss the L3 with a snoop miss response.",
|
|
"Offcore": "1",
|
|
"CounterHTOff": "0,1,2,3"
|
|
},
|
|
{
|
|
"PublicDescription": "tbd Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.",
|
|
"EventCode": "0xB7, 0xBB",
|
|
"MSRValue": "0x043c000120 ",
|
|
"Counter": "0,1,2,3",
|
|
"UMask": "0x1",
|
|
"EventName": "OFFCORE_RESPONSE.ALL_PF_RFO.L3_MISS.SNOOP_HIT_NO_FWD",
|
|
"MSRIndex": "0x1a6,0x1a7",
|
|
"SampleAfterValue": "100003",
|
|
"BriefDescription": "ALL_PF_RFO & L3_MISS & SNOOP_HIT_NO_FWD",
|
|
"Offcore": "1",
|
|
"CounterHTOff": "0,1,2,3"
|
|
},
|
|
{
|
|
"PublicDescription": "tbd Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.",
|
|
"EventCode": "0xB7, 0xBB",
|
|
"MSRValue": "0x2000020240 ",
|
|
"Counter": "0,1,2,3",
|
|
"UMask": "0x1",
|
|
"EventName": "OFFCORE_RESPONSE.ALL_PF_CODE_RD.SUPPLIER_NONE.SNOOP_NON_DRAM",
|
|
"MSRIndex": "0x1a6,0x1a7",
|
|
"SampleAfterValue": "100003",
|
|
"BriefDescription": "ALL_PF_CODE_RD & SUPPLIER_NONE & SNOOP_NON_DRAM",
|
|
"Offcore": "1",
|
|
"CounterHTOff": "0,1,2,3"
|
|
},
|
|
{
|
|
"PublicDescription": "Counts all prefetch code reads that hit in the L3 and the target was non-DRAM system address. Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.",
|
|
"EventCode": "0xB7, 0xBB",
|
|
"MSRValue": "0x20003c0240 ",
|
|
"Counter": "0,1,2,3",
|
|
"UMask": "0x1",
|
|
"EventName": "OFFCORE_RESPONSE.ALL_PF_CODE_RD.L3_HIT.SNOOP_NON_DRAM",
|
|
"MSRIndex": "0x1a6,0x1a7",
|
|
"SampleAfterValue": "100003",
|
|
"BriefDescription": "Counts all prefetch code reads that hit in the L3 and the target was non-DRAM system address.",
|
|
"Offcore": "1",
|
|
"CounterHTOff": "0,1,2,3"
|
|
},
|
|
{
|
|
"PublicDescription": "tbd Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.",
|
|
"EventCode": "0xB7, 0xBB",
|
|
"MSRValue": "0x0084000240 ",
|
|
"Counter": "0,1,2,3",
|
|
"UMask": "0x1",
|
|
"EventName": "OFFCORE_RESPONSE.ALL_PF_CODE_RD.L3_MISS_LOCAL_DRAM.SNOOP_NONE",
|
|
"MSRIndex": "0x1a6,0x1a7",
|
|
"SampleAfterValue": "100003",
|
|
"BriefDescription": "ALL_PF_CODE_RD & L3_MISS_LOCAL_DRAM & SNOOP_NONE",
|
|
"Offcore": "1",
|
|
"CounterHTOff": "0,1,2,3"
|
|
},
|
|
{
|
|
"PublicDescription": "tbd Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.",
|
|
"EventCode": "0xB7, 0xBB",
|
|
"MSRValue": "0x0104000240 ",
|
|
"Counter": "0,1,2,3",
|
|
"UMask": "0x1",
|
|
"EventName": "OFFCORE_RESPONSE.ALL_PF_CODE_RD.L3_MISS_LOCAL_DRAM.SNOOP_NOT_NEEDED",
|
|
"MSRIndex": "0x1a6,0x1a7",
|
|
"SampleAfterValue": "100003",
|
|
"BriefDescription": "ALL_PF_CODE_RD & L3_MISS_LOCAL_DRAM & SNOOP_NOT_NEEDED",
|
|
"Offcore": "1",
|
|
"CounterHTOff": "0,1,2,3"
|
|
},
|
|
{
|
|
"PublicDescription": "tbd Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.",
|
|
"EventCode": "0xB7, 0xBB",
|
|
"MSRValue": "0x0204000240 ",
|
|
"Counter": "0,1,2,3",
|
|
"UMask": "0x1",
|
|
"EventName": "OFFCORE_RESPONSE.ALL_PF_CODE_RD.L3_MISS_LOCAL_DRAM.SNOOP_MISS",
|
|
"MSRIndex": "0x1a6,0x1a7",
|
|
"SampleAfterValue": "100003",
|
|
"BriefDescription": "ALL_PF_CODE_RD & L3_MISS_LOCAL_DRAM & SNOOP_MISS",
|
|
"Offcore": "1",
|
|
"CounterHTOff": "0,1,2,3"
|
|
},
|
|
{
|
|
"PublicDescription": "tbd Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.",
|
|
"EventCode": "0xB7, 0xBB",
|
|
"MSRValue": "0x0404000240 ",
|
|
"Counter": "0,1,2,3",
|
|
"UMask": "0x1",
|
|
"EventName": "OFFCORE_RESPONSE.ALL_PF_CODE_RD.L3_MISS_LOCAL_DRAM.SNOOP_HIT_NO_FWD",
|
|
"MSRIndex": "0x1a6,0x1a7",
|
|
"SampleAfterValue": "100003",
|
|
"BriefDescription": "ALL_PF_CODE_RD & L3_MISS_LOCAL_DRAM & SNOOP_HIT_NO_FWD",
|
|
"Offcore": "1",
|
|
"CounterHTOff": "0,1,2,3"
|
|
},
|
|
{
|
|
"PublicDescription": "tbd Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.",
|
|
"EventCode": "0xB7, 0xBB",
|
|
"MSRValue": "0x1004000240 ",
|
|
"Counter": "0,1,2,3",
|
|
"UMask": "0x1",
|
|
"EventName": "OFFCORE_RESPONSE.ALL_PF_CODE_RD.L3_MISS_LOCAL_DRAM.SNOOP_HITM",
|
|
"MSRIndex": "0x1a6,0x1a7",
|
|
"SampleAfterValue": "100003",
|
|
"BriefDescription": "ALL_PF_CODE_RD & L3_MISS_LOCAL_DRAM & SNOOP_HITM",
|
|
"Offcore": "1",
|
|
"CounterHTOff": "0,1,2,3"
|
|
},
|
|
{
|
|
"PublicDescription": "tbd Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.",
|
|
"EventCode": "0xB7, 0xBB",
|
|
"MSRValue": "0x2004000240 ",
|
|
"Counter": "0,1,2,3",
|
|
"UMask": "0x1",
|
|
"EventName": "OFFCORE_RESPONSE.ALL_PF_CODE_RD.L3_MISS_LOCAL_DRAM.SNOOP_NON_DRAM",
|
|
"MSRIndex": "0x1a6,0x1a7",
|
|
"SampleAfterValue": "100003",
|
|
"BriefDescription": "ALL_PF_CODE_RD & L3_MISS_LOCAL_DRAM & SNOOP_NON_DRAM",
|
|
"Offcore": "1",
|
|
"CounterHTOff": "0,1,2,3"
|
|
},
|
|
{
|
|
"PublicDescription": "tbd Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.",
|
|
"EventCode": "0xB7, 0xBB",
|
|
"MSRValue": "0x3f84000240 ",
|
|
"Counter": "0,1,2,3",
|
|
"UMask": "0x1",
|
|
"EventName": "OFFCORE_RESPONSE.ALL_PF_CODE_RD.L3_MISS_LOCAL_DRAM.ANY_SNOOP",
|
|
"MSRIndex": "0x1a6,0x1a7",
|
|
"SampleAfterValue": "100003",
|
|
"BriefDescription": "ALL_PF_CODE_RD & L3_MISS_LOCAL_DRAM & ANY_SNOOP",
|
|
"Offcore": "1",
|
|
"CounterHTOff": "0,1,2,3"
|
|
},
|
|
{
|
|
"PublicDescription": "Counts all prefetch code reads that miss the L3 with no details on snoop-related information. Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.",
|
|
"EventCode": "0xB7, 0xBB",
|
|
"MSRValue": "0x00bc000240 ",
|
|
"Counter": "0,1,2,3",
|
|
"UMask": "0x1",
|
|
"EventName": "OFFCORE_RESPONSE.ALL_PF_CODE_RD.L3_MISS.SNOOP_NONE",
|
|
"MSRIndex": "0x1a6,0x1a7",
|
|
"SampleAfterValue": "100003",
|
|
"BriefDescription": "Counts all prefetch code reads that miss the L3 with no details on snoop-related information.",
|
|
"Offcore": "1",
|
|
"CounterHTOff": "0,1,2,3"
|
|
},
|
|
{
|
|
"PublicDescription": "tbd Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.",
|
|
"EventCode": "0xB7, 0xBB",
|
|
"MSRValue": "0x013c000240 ",
|
|
"Counter": "0,1,2,3",
|
|
"UMask": "0x1",
|
|
"EventName": "OFFCORE_RESPONSE.ALL_PF_CODE_RD.L3_MISS.SNOOP_NOT_NEEDED",
|
|
"MSRIndex": "0x1a6,0x1a7",
|
|
"SampleAfterValue": "100003",
|
|
"BriefDescription": "ALL_PF_CODE_RD & L3_MISS & SNOOP_NOT_NEEDED",
|
|
"Offcore": "1",
|
|
"CounterHTOff": "0,1,2,3"
|
|
},
|
|
{
|
|
"PublicDescription": "Counts all prefetch code reads that miss the L3 with a snoop miss response. Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.",
|
|
"EventCode": "0xB7, 0xBB",
|
|
"MSRValue": "0x023c000240 ",
|
|
"Counter": "0,1,2,3",
|
|
"UMask": "0x1",
|
|
"EventName": "OFFCORE_RESPONSE.ALL_PF_CODE_RD.L3_MISS.SNOOP_MISS",
|
|
"MSRIndex": "0x1a6,0x1a7",
|
|
"SampleAfterValue": "100003",
|
|
"BriefDescription": "Counts all prefetch code reads that miss the L3 with a snoop miss response.",
|
|
"Offcore": "1",
|
|
"CounterHTOff": "0,1,2,3"
|
|
},
|
|
{
|
|
"PublicDescription": "tbd Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.",
|
|
"EventCode": "0xB7, 0xBB",
|
|
"MSRValue": "0x043c000240 ",
|
|
"Counter": "0,1,2,3",
|
|
"UMask": "0x1",
|
|
"EventName": "OFFCORE_RESPONSE.ALL_PF_CODE_RD.L3_MISS.SNOOP_HIT_NO_FWD",
|
|
"MSRIndex": "0x1a6,0x1a7",
|
|
"SampleAfterValue": "100003",
|
|
"BriefDescription": "ALL_PF_CODE_RD & L3_MISS & SNOOP_HIT_NO_FWD",
|
|
"Offcore": "1",
|
|
"CounterHTOff": "0,1,2,3"
|
|
},
|
|
{
|
|
"PublicDescription": "tbd Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.",
|
|
"EventCode": "0xB7, 0xBB",
|
|
"MSRValue": "0x2000020091 ",
|
|
"Counter": "0,1,2,3",
|
|
"UMask": "0x1",
|
|
"EventName": "OFFCORE_RESPONSE.ALL_DATA_RD.SUPPLIER_NONE.SNOOP_NON_DRAM",
|
|
"MSRIndex": "0x1a6,0x1a7",
|
|
"SampleAfterValue": "100003",
|
|
"BriefDescription": "ALL_DATA_RD & SUPPLIER_NONE & SNOOP_NON_DRAM",
|
|
"Offcore": "1",
|
|
"CounterHTOff": "0,1,2,3"
|
|
},
|
|
{
|
|
"PublicDescription": "Counts all demand & prefetch data reads that hit in the L3 and the target was non-DRAM system address. Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.",
|
|
"EventCode": "0xB7, 0xBB",
|
|
"MSRValue": "0x20003c0091 ",
|
|
"Counter": "0,1,2,3",
|
|
"UMask": "0x1",
|
|
"EventName": "OFFCORE_RESPONSE.ALL_DATA_RD.L3_HIT.SNOOP_NON_DRAM",
|
|
"MSRIndex": "0x1a6,0x1a7",
|
|
"SampleAfterValue": "100003",
|
|
"BriefDescription": "Counts all demand & prefetch data reads that hit in the L3 and the target was non-DRAM system address.",
|
|
"Offcore": "1",
|
|
"CounterHTOff": "0,1,2,3"
|
|
},
|
|
{
|
|
"PublicDescription": "tbd Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.",
|
|
"EventCode": "0xB7, 0xBB",
|
|
"MSRValue": "0x0084000091 ",
|
|
"Counter": "0,1,2,3",
|
|
"UMask": "0x1",
|
|
"EventName": "OFFCORE_RESPONSE.ALL_DATA_RD.L3_MISS_LOCAL_DRAM.SNOOP_NONE",
|
|
"MSRIndex": "0x1a6,0x1a7",
|
|
"SampleAfterValue": "100003",
|
|
"BriefDescription": "ALL_DATA_RD & L3_MISS_LOCAL_DRAM & SNOOP_NONE",
|
|
"Offcore": "1",
|
|
"CounterHTOff": "0,1,2,3"
|
|
},
|
|
{
|
|
"PublicDescription": "tbd Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.",
|
|
"EventCode": "0xB7, 0xBB",
|
|
"MSRValue": "0x0104000091 ",
|
|
"Counter": "0,1,2,3",
|
|
"UMask": "0x1",
|
|
"EventName": "OFFCORE_RESPONSE.ALL_DATA_RD.L3_MISS_LOCAL_DRAM.SNOOP_NOT_NEEDED",
|
|
"MSRIndex": "0x1a6,0x1a7",
|
|
"SampleAfterValue": "100003",
|
|
"BriefDescription": "ALL_DATA_RD & L3_MISS_LOCAL_DRAM & SNOOP_NOT_NEEDED",
|
|
"Offcore": "1",
|
|
"CounterHTOff": "0,1,2,3"
|
|
},
|
|
{
|
|
"PublicDescription": "tbd Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.",
|
|
"EventCode": "0xB7, 0xBB",
|
|
"MSRValue": "0x0204000091 ",
|
|
"Counter": "0,1,2,3",
|
|
"UMask": "0x1",
|
|
"EventName": "OFFCORE_RESPONSE.ALL_DATA_RD.L3_MISS_LOCAL_DRAM.SNOOP_MISS",
|
|
"MSRIndex": "0x1a6,0x1a7",
|
|
"SampleAfterValue": "100003",
|
|
"BriefDescription": "ALL_DATA_RD & L3_MISS_LOCAL_DRAM & SNOOP_MISS",
|
|
"Offcore": "1",
|
|
"CounterHTOff": "0,1,2,3"
|
|
},
|
|
{
|
|
"PublicDescription": "tbd Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.",
|
|
"EventCode": "0xB7, 0xBB",
|
|
"MSRValue": "0x0404000091 ",
|
|
"Counter": "0,1,2,3",
|
|
"UMask": "0x1",
|
|
"EventName": "OFFCORE_RESPONSE.ALL_DATA_RD.L3_MISS_LOCAL_DRAM.SNOOP_HIT_NO_FWD",
|
|
"MSRIndex": "0x1a6,0x1a7",
|
|
"SampleAfterValue": "100003",
|
|
"BriefDescription": "ALL_DATA_RD & L3_MISS_LOCAL_DRAM & SNOOP_HIT_NO_FWD",
|
|
"Offcore": "1",
|
|
"CounterHTOff": "0,1,2,3"
|
|
},
|
|
{
|
|
"PublicDescription": "tbd Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.",
|
|
"EventCode": "0xB7, 0xBB",
|
|
"MSRValue": "0x1004000091 ",
|
|
"Counter": "0,1,2,3",
|
|
"UMask": "0x1",
|
|
"EventName": "OFFCORE_RESPONSE.ALL_DATA_RD.L3_MISS_LOCAL_DRAM.SNOOP_HITM",
|
|
"MSRIndex": "0x1a6,0x1a7",
|
|
"SampleAfterValue": "100003",
|
|
"BriefDescription": "ALL_DATA_RD & L3_MISS_LOCAL_DRAM & SNOOP_HITM",
|
|
"Offcore": "1",
|
|
"CounterHTOff": "0,1,2,3"
|
|
},
|
|
{
|
|
"PublicDescription": "tbd Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.",
|
|
"EventCode": "0xB7, 0xBB",
|
|
"MSRValue": "0x2004000091 ",
|
|
"Counter": "0,1,2,3",
|
|
"UMask": "0x1",
|
|
"EventName": "OFFCORE_RESPONSE.ALL_DATA_RD.L3_MISS_LOCAL_DRAM.SNOOP_NON_DRAM",
|
|
"MSRIndex": "0x1a6,0x1a7",
|
|
"SampleAfterValue": "100003",
|
|
"BriefDescription": "ALL_DATA_RD & L3_MISS_LOCAL_DRAM & SNOOP_NON_DRAM",
|
|
"Offcore": "1",
|
|
"CounterHTOff": "0,1,2,3"
|
|
},
|
|
{
|
|
"PublicDescription": "tbd Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.",
|
|
"EventCode": "0xB7, 0xBB",
|
|
"MSRValue": "0x3f84000091 ",
|
|
"Counter": "0,1,2,3",
|
|
"UMask": "0x1",
|
|
"EventName": "OFFCORE_RESPONSE.ALL_DATA_RD.L3_MISS_LOCAL_DRAM.ANY_SNOOP",
|
|
"MSRIndex": "0x1a6,0x1a7",
|
|
"SampleAfterValue": "100003",
|
|
"BriefDescription": "ALL_DATA_RD & L3_MISS_LOCAL_DRAM & ANY_SNOOP",
|
|
"Offcore": "1",
|
|
"CounterHTOff": "0,1,2,3"
|
|
},
|
|
{
|
|
"PublicDescription": "Counts all demand & prefetch data reads that miss the L3 with no details on snoop-related information. Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.",
|
|
"EventCode": "0xB7, 0xBB",
|
|
"MSRValue": "0x00bc000091 ",
|
|
"Counter": "0,1,2,3",
|
|
"UMask": "0x1",
|
|
"EventName": "OFFCORE_RESPONSE.ALL_DATA_RD.L3_MISS.SNOOP_NONE",
|
|
"MSRIndex": "0x1a6,0x1a7",
|
|
"SampleAfterValue": "100003",
|
|
"BriefDescription": "Counts all demand & prefetch data reads that miss the L3 with no details on snoop-related information.",
|
|
"Offcore": "1",
|
|
"CounterHTOff": "0,1,2,3"
|
|
},
|
|
{
|
|
"PublicDescription": "tbd Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.",
|
|
"EventCode": "0xB7, 0xBB",
|
|
"MSRValue": "0x013c000091 ",
|
|
"Counter": "0,1,2,3",
|
|
"UMask": "0x1",
|
|
"EventName": "OFFCORE_RESPONSE.ALL_DATA_RD.L3_MISS.SNOOP_NOT_NEEDED",
|
|
"MSRIndex": "0x1a6,0x1a7",
|
|
"SampleAfterValue": "100003",
|
|
"BriefDescription": "ALL_DATA_RD & L3_MISS & SNOOP_NOT_NEEDED",
|
|
"Offcore": "1",
|
|
"CounterHTOff": "0,1,2,3"
|
|
},
|
|
{
|
|
"PublicDescription": "Counts all demand & prefetch data reads that miss the L3 with a snoop miss response. Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.",
|
|
"EventCode": "0xB7, 0xBB",
|
|
"MSRValue": "0x023c000091 ",
|
|
"Counter": "0,1,2,3",
|
|
"UMask": "0x1",
|
|
"EventName": "OFFCORE_RESPONSE.ALL_DATA_RD.L3_MISS.SNOOP_MISS",
|
|
"MSRIndex": "0x1a6,0x1a7",
|
|
"SampleAfterValue": "100003",
|
|
"BriefDescription": "Counts all demand & prefetch data reads that miss the L3 with a snoop miss response.",
|
|
"Offcore": "1",
|
|
"CounterHTOff": "0,1,2,3"
|
|
},
|
|
{
|
|
"PublicDescription": "tbd Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.",
|
|
"EventCode": "0xB7, 0xBB",
|
|
"MSRValue": "0x043c000091 ",
|
|
"Counter": "0,1,2,3",
|
|
"UMask": "0x1",
|
|
"EventName": "OFFCORE_RESPONSE.ALL_DATA_RD.L3_MISS.SNOOP_HIT_NO_FWD",
|
|
"MSRIndex": "0x1a6,0x1a7",
|
|
"SampleAfterValue": "100003",
|
|
"BriefDescription": "ALL_DATA_RD & L3_MISS & SNOOP_HIT_NO_FWD",
|
|
"Offcore": "1",
|
|
"CounterHTOff": "0,1,2,3"
|
|
},
|
|
{
|
|
"PublicDescription": "tbd Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.",
|
|
"EventCode": "0xB7, 0xBB",
|
|
"MSRValue": "0x2000020122 ",
|
|
"Counter": "0,1,2,3",
|
|
"UMask": "0x1",
|
|
"EventName": "OFFCORE_RESPONSE.ALL_RFO.SUPPLIER_NONE.SNOOP_NON_DRAM",
|
|
"MSRIndex": "0x1a6,0x1a7",
|
|
"SampleAfterValue": "100003",
|
|
"BriefDescription": "ALL_RFO & SUPPLIER_NONE & SNOOP_NON_DRAM",
|
|
"Offcore": "1",
|
|
"CounterHTOff": "0,1,2,3"
|
|
},
|
|
{
|
|
"PublicDescription": "Counts all demand & prefetch RFOs that hit in the L3 and the target was non-DRAM system address. Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.",
|
|
"EventCode": "0xB7, 0xBB",
|
|
"MSRValue": "0x20003c0122 ",
|
|
"Counter": "0,1,2,3",
|
|
"UMask": "0x1",
|
|
"EventName": "OFFCORE_RESPONSE.ALL_RFO.L3_HIT.SNOOP_NON_DRAM",
|
|
"MSRIndex": "0x1a6,0x1a7",
|
|
"SampleAfterValue": "100003",
|
|
"BriefDescription": "Counts all demand & prefetch RFOs that hit in the L3 and the target was non-DRAM system address.",
|
|
"Offcore": "1",
|
|
"CounterHTOff": "0,1,2,3"
|
|
},
|
|
{
|
|
"PublicDescription": "tbd Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.",
|
|
"EventCode": "0xB7, 0xBB",
|
|
"MSRValue": "0x0084000122 ",
|
|
"Counter": "0,1,2,3",
|
|
"UMask": "0x1",
|
|
"EventName": "OFFCORE_RESPONSE.ALL_RFO.L3_MISS_LOCAL_DRAM.SNOOP_NONE",
|
|
"MSRIndex": "0x1a6,0x1a7",
|
|
"SampleAfterValue": "100003",
|
|
"BriefDescription": "ALL_RFO & L3_MISS_LOCAL_DRAM & SNOOP_NONE",
|
|
"Offcore": "1",
|
|
"CounterHTOff": "0,1,2,3"
|
|
},
|
|
{
|
|
"PublicDescription": "tbd Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.",
|
|
"EventCode": "0xB7, 0xBB",
|
|
"MSRValue": "0x0104000122 ",
|
|
"Counter": "0,1,2,3",
|
|
"UMask": "0x1",
|
|
"EventName": "OFFCORE_RESPONSE.ALL_RFO.L3_MISS_LOCAL_DRAM.SNOOP_NOT_NEEDED",
|
|
"MSRIndex": "0x1a6,0x1a7",
|
|
"SampleAfterValue": "100003",
|
|
"BriefDescription": "ALL_RFO & L3_MISS_LOCAL_DRAM & SNOOP_NOT_NEEDED",
|
|
"Offcore": "1",
|
|
"CounterHTOff": "0,1,2,3"
|
|
},
|
|
{
|
|
"PublicDescription": "tbd Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.",
|
|
"EventCode": "0xB7, 0xBB",
|
|
"MSRValue": "0x0204000122 ",
|
|
"Counter": "0,1,2,3",
|
|
"UMask": "0x1",
|
|
"EventName": "OFFCORE_RESPONSE.ALL_RFO.L3_MISS_LOCAL_DRAM.SNOOP_MISS",
|
|
"MSRIndex": "0x1a6,0x1a7",
|
|
"SampleAfterValue": "100003",
|
|
"BriefDescription": "ALL_RFO & L3_MISS_LOCAL_DRAM & SNOOP_MISS",
|
|
"Offcore": "1",
|
|
"CounterHTOff": "0,1,2,3"
|
|
},
|
|
{
|
|
"PublicDescription": "tbd Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.",
|
|
"EventCode": "0xB7, 0xBB",
|
|
"MSRValue": "0x0404000122 ",
|
|
"Counter": "0,1,2,3",
|
|
"UMask": "0x1",
|
|
"EventName": "OFFCORE_RESPONSE.ALL_RFO.L3_MISS_LOCAL_DRAM.SNOOP_HIT_NO_FWD",
|
|
"MSRIndex": "0x1a6,0x1a7",
|
|
"SampleAfterValue": "100003",
|
|
"BriefDescription": "ALL_RFO & L3_MISS_LOCAL_DRAM & SNOOP_HIT_NO_FWD",
|
|
"Offcore": "1",
|
|
"CounterHTOff": "0,1,2,3"
|
|
},
|
|
{
|
|
"PublicDescription": "tbd Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.",
|
|
"EventCode": "0xB7, 0xBB",
|
|
"MSRValue": "0x1004000122 ",
|
|
"Counter": "0,1,2,3",
|
|
"UMask": "0x1",
|
|
"EventName": "OFFCORE_RESPONSE.ALL_RFO.L3_MISS_LOCAL_DRAM.SNOOP_HITM",
|
|
"MSRIndex": "0x1a6,0x1a7",
|
|
"SampleAfterValue": "100003",
|
|
"BriefDescription": "ALL_RFO & L3_MISS_LOCAL_DRAM & SNOOP_HITM",
|
|
"Offcore": "1",
|
|
"CounterHTOff": "0,1,2,3"
|
|
},
|
|
{
|
|
"PublicDescription": "tbd Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.",
|
|
"EventCode": "0xB7, 0xBB",
|
|
"MSRValue": "0x2004000122 ",
|
|
"Counter": "0,1,2,3",
|
|
"UMask": "0x1",
|
|
"EventName": "OFFCORE_RESPONSE.ALL_RFO.L3_MISS_LOCAL_DRAM.SNOOP_NON_DRAM",
|
|
"MSRIndex": "0x1a6,0x1a7",
|
|
"SampleAfterValue": "100003",
|
|
"BriefDescription": "ALL_RFO & L3_MISS_LOCAL_DRAM & SNOOP_NON_DRAM",
|
|
"Offcore": "1",
|
|
"CounterHTOff": "0,1,2,3"
|
|
},
|
|
{
|
|
"PublicDescription": "tbd Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.",
|
|
"EventCode": "0xB7, 0xBB",
|
|
"MSRValue": "0x3f84000122 ",
|
|
"Counter": "0,1,2,3",
|
|
"UMask": "0x1",
|
|
"EventName": "OFFCORE_RESPONSE.ALL_RFO.L3_MISS_LOCAL_DRAM.ANY_SNOOP",
|
|
"MSRIndex": "0x1a6,0x1a7",
|
|
"SampleAfterValue": "100003",
|
|
"BriefDescription": "ALL_RFO & L3_MISS_LOCAL_DRAM & ANY_SNOOP",
|
|
"Offcore": "1",
|
|
"CounterHTOff": "0,1,2,3"
|
|
},
|
|
{
|
|
"PublicDescription": "Counts all demand & prefetch RFOs that miss the L3 with no details on snoop-related information. Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.",
|
|
"EventCode": "0xB7, 0xBB",
|
|
"MSRValue": "0x00bc000122 ",
|
|
"Counter": "0,1,2,3",
|
|
"UMask": "0x1",
|
|
"EventName": "OFFCORE_RESPONSE.ALL_RFO.L3_MISS.SNOOP_NONE",
|
|
"MSRIndex": "0x1a6,0x1a7",
|
|
"SampleAfterValue": "100003",
|
|
"BriefDescription": "Counts all demand & prefetch RFOs that miss the L3 with no details on snoop-related information.",
|
|
"Offcore": "1",
|
|
"CounterHTOff": "0,1,2,3"
|
|
},
|
|
{
|
|
"PublicDescription": "tbd Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.",
|
|
"EventCode": "0xB7, 0xBB",
|
|
"MSRValue": "0x013c000122 ",
|
|
"Counter": "0,1,2,3",
|
|
"UMask": "0x1",
|
|
"EventName": "OFFCORE_RESPONSE.ALL_RFO.L3_MISS.SNOOP_NOT_NEEDED",
|
|
"MSRIndex": "0x1a6,0x1a7",
|
|
"SampleAfterValue": "100003",
|
|
"BriefDescription": "ALL_RFO & L3_MISS & SNOOP_NOT_NEEDED",
|
|
"Offcore": "1",
|
|
"CounterHTOff": "0,1,2,3"
|
|
},
|
|
{
|
|
"PublicDescription": "Counts all demand & prefetch RFOs that miss the L3 with a snoop miss response. Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.",
|
|
"EventCode": "0xB7, 0xBB",
|
|
"MSRValue": "0x023c000122 ",
|
|
"Counter": "0,1,2,3",
|
|
"UMask": "0x1",
|
|
"EventName": "OFFCORE_RESPONSE.ALL_RFO.L3_MISS.SNOOP_MISS",
|
|
"MSRIndex": "0x1a6,0x1a7",
|
|
"SampleAfterValue": "100003",
|
|
"BriefDescription": "Counts all demand & prefetch RFOs that miss the L3 with a snoop miss response.",
|
|
"Offcore": "1",
|
|
"CounterHTOff": "0,1,2,3"
|
|
},
|
|
{
|
|
"PublicDescription": "tbd Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.",
|
|
"EventCode": "0xB7, 0xBB",
|
|
"MSRValue": "0x043c000122 ",
|
|
"Counter": "0,1,2,3",
|
|
"UMask": "0x1",
|
|
"EventName": "OFFCORE_RESPONSE.ALL_RFO.L3_MISS.SNOOP_HIT_NO_FWD",
|
|
"MSRIndex": "0x1a6,0x1a7",
|
|
"SampleAfterValue": "100003",
|
|
"BriefDescription": "ALL_RFO & L3_MISS & SNOOP_HIT_NO_FWD",
|
|
"Offcore": "1",
|
|
"CounterHTOff": "0,1,2,3"
|
|
}
|
|
] |