16c00db4bb
Pull AFS fixes from David Howells:
"Here's a set of patches that fix a number of bugs in the in-kernel AFS
client, including:
- Fix directory locking to not use individual page locks for
directory reading/scanning but rather to use a semaphore on the
afs_vnode struct as the directory contents must be read in a single
blob and data from different reads must not be mixed as the entire
contents may be shuffled about between reads.
- Fix address list parsing to handle port specifiers correctly.
- Only give up callback records on a server if we actually talked to
that server (we might not be able to access a server).
- Fix some callback handling bugs, including refcounting,
whole-volume callbacks and when callbacks actually get broken in
response to a CB.CallBack op.
- Fix some server/address rotation bugs, including giving up if we
can't probe a server; giving up if a server says it doesn't have a
volume, but there are more servers to try.
- Fix the decoding of fetched statuses to be OpenAFS compatible.
- Fix the handling of server lookups in Cache Manager ops (such as
CB.InitCallBackState3) to use a UUID if possible and to handle no
server being found.
- Fix a bug in server lookup where not all addresses are compared.
- Fix the non-encryption of calls that prevents some servers from
being accessed (this also requires an AF_RXRPC patch that has
already gone in through the net tree).
There's also a patch that adds tracepoints to log Cache Manager ops
that don't find a matching server, either by UUID or by address"
* tag 'afs-fixes-20180514' of git://git.kernel.org/pub/scm/linux/kernel/git/dhowells/linux-fs:
afs: Fix the non-encryption of calls
afs: Fix CB.CallBack handling
afs: Fix whole-volume callback handling
afs: Fix afs_find_server search loop
afs: Fix the handling of an unfound server in CM operations
afs: Add a tracepoint to record callbacks from unlisted servers
afs: Fix the handling of CB.InitCallBackState3 to find the server by UUID
afs: Fix VNOVOL handling in address rotation
afs: Fix AFSFetchStatus decoder to provide OpenAFS compatibility
afs: Fix server rotation's handling of fileserver probe failure
afs: Fix refcounting in callback registration
afs: Fix giving up callbacks on server destruction
afs: Fix address list parsing
afs: Fix directory page locking
149 lines
5.6 KiB
JSON
149 lines
5.6 KiB
JSON
[
|
|
{
|
|
"EventCode": "0xAE",
|
|
"Counter": "0,1,2,3",
|
|
"UMask": "0x1",
|
|
"EventName": "ITLB.ITLB_FLUSH",
|
|
"SampleAfterValue": "100007",
|
|
"BriefDescription": "Flushing of the Instruction TLB (ITLB) pages, includes 4k/2M/4M pages.",
|
|
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
|
},
|
|
{
|
|
"EventCode": "0x4F",
|
|
"Counter": "0,1,2,3",
|
|
"UMask": "0x10",
|
|
"EventName": "EPT.WALK_CYCLES",
|
|
"SampleAfterValue": "2000003",
|
|
"BriefDescription": "Cycle count for an Extended Page table walk. The Extended Page Directory cache is used by Virtual Machine operating systems while the guest operating systems use the standard TLB caches.",
|
|
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
|
},
|
|
{
|
|
"EventCode": "0x85",
|
|
"Counter": "0,1,2,3",
|
|
"UMask": "0x1",
|
|
"EventName": "ITLB_MISSES.MISS_CAUSES_A_WALK",
|
|
"SampleAfterValue": "100003",
|
|
"BriefDescription": "Misses at all ITLB levels that cause page walks.",
|
|
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
|
},
|
|
{
|
|
"EventCode": "0x85",
|
|
"Counter": "0,1,2,3",
|
|
"UMask": "0x2",
|
|
"EventName": "ITLB_MISSES.WALK_COMPLETED",
|
|
"SampleAfterValue": "100003",
|
|
"BriefDescription": "Misses in all ITLB levels that cause completed page walks.",
|
|
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
|
},
|
|
{
|
|
"PublicDescription": "This event count cycles when Page Miss Handler (PMH) is servicing page walks caused by ITLB misses.",
|
|
"EventCode": "0x85",
|
|
"Counter": "0,1,2,3",
|
|
"UMask": "0x4",
|
|
"EventName": "ITLB_MISSES.WALK_DURATION",
|
|
"SampleAfterValue": "2000003",
|
|
"BriefDescription": "Cycles when PMH is busy with page walks.",
|
|
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
|
},
|
|
{
|
|
"EventCode": "0x85",
|
|
"Counter": "0,1,2,3",
|
|
"UMask": "0x10",
|
|
"EventName": "ITLB_MISSES.STLB_HIT",
|
|
"SampleAfterValue": "100003",
|
|
"BriefDescription": "Operations that miss the first ITLB level but hit the second and do not cause any page walks.",
|
|
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
|
},
|
|
{
|
|
"EventCode": "0x08",
|
|
"Counter": "0,1,2,3",
|
|
"UMask": "0x1",
|
|
"EventName": "DTLB_LOAD_MISSES.MISS_CAUSES_A_WALK",
|
|
"SampleAfterValue": "100003",
|
|
"BriefDescription": "Load misses in all DTLB levels that cause page walks.",
|
|
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
|
},
|
|
{
|
|
"EventCode": "0x08",
|
|
"Counter": "0,1,2,3",
|
|
"UMask": "0x2",
|
|
"EventName": "DTLB_LOAD_MISSES.WALK_COMPLETED",
|
|
"SampleAfterValue": "100003",
|
|
"BriefDescription": "Load misses at all DTLB levels that cause completed page walks.",
|
|
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
|
},
|
|
{
|
|
"PublicDescription": "This event counts cycles when the page miss handler (PMH) is servicing page walks caused by DTLB load misses.",
|
|
"EventCode": "0x08",
|
|
"Counter": "0,1,2,3",
|
|
"UMask": "0x4",
|
|
"EventName": "DTLB_LOAD_MISSES.WALK_DURATION",
|
|
"SampleAfterValue": "2000003",
|
|
"BriefDescription": "Cycles when PMH is busy with page walks.",
|
|
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
|
},
|
|
{
|
|
"PublicDescription": "This event counts load operations that miss the first DTLB level but hit the second and do not cause any page walks. The penalty in this case is approximately 7 cycles.",
|
|
"EventCode": "0x08",
|
|
"Counter": "0,1,2,3",
|
|
"UMask": "0x10",
|
|
"EventName": "DTLB_LOAD_MISSES.STLB_HIT",
|
|
"SampleAfterValue": "100003",
|
|
"BriefDescription": "Load operations that miss the first DTLB level but hit the second and do not cause page walks.",
|
|
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
|
},
|
|
{
|
|
"EventCode": "0x49",
|
|
"Counter": "0,1,2,3",
|
|
"UMask": "0x1",
|
|
"EventName": "DTLB_STORE_MISSES.MISS_CAUSES_A_WALK",
|
|
"SampleAfterValue": "100003",
|
|
"BriefDescription": "Store misses in all DTLB levels that cause page walks.",
|
|
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
|
},
|
|
{
|
|
"EventCode": "0x49",
|
|
"Counter": "0,1,2,3",
|
|
"UMask": "0x2",
|
|
"EventName": "DTLB_STORE_MISSES.WALK_COMPLETED",
|
|
"SampleAfterValue": "100003",
|
|
"BriefDescription": "Store misses in all DTLB levels that cause completed page walks.",
|
|
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
|
},
|
|
{
|
|
"EventCode": "0x49",
|
|
"Counter": "0,1,2,3",
|
|
"UMask": "0x4",
|
|
"EventName": "DTLB_STORE_MISSES.WALK_DURATION",
|
|
"SampleAfterValue": "2000003",
|
|
"BriefDescription": "Cycles when PMH is busy with page walks.",
|
|
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
|
},
|
|
{
|
|
"EventCode": "0x49",
|
|
"Counter": "0,1,2,3",
|
|
"UMask": "0x10",
|
|
"EventName": "DTLB_STORE_MISSES.STLB_HIT",
|
|
"SampleAfterValue": "100003",
|
|
"BriefDescription": "Store operations that miss the first TLB level but hit the second and do not cause page walks.",
|
|
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
|
},
|
|
{
|
|
"EventCode": "0xBD",
|
|
"Counter": "0,1,2,3",
|
|
"UMask": "0x1",
|
|
"EventName": "TLB_FLUSH.DTLB_THREAD",
|
|
"SampleAfterValue": "100007",
|
|
"BriefDescription": "DTLB flush attempts of the thread-specific entries.",
|
|
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
|
},
|
|
{
|
|
"EventCode": "0xBD",
|
|
"Counter": "0,1,2,3",
|
|
"UMask": "0x20",
|
|
"EventName": "TLB_FLUSH.STLB_ANY",
|
|
"SampleAfterValue": "100007",
|
|
"BriefDescription": "STLB flush attempts.",
|
|
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
|
}
|
|
] |