16c00db4bb
Pull AFS fixes from David Howells:
"Here's a set of patches that fix a number of bugs in the in-kernel AFS
client, including:
- Fix directory locking to not use individual page locks for
directory reading/scanning but rather to use a semaphore on the
afs_vnode struct as the directory contents must be read in a single
blob and data from different reads must not be mixed as the entire
contents may be shuffled about between reads.
- Fix address list parsing to handle port specifiers correctly.
- Only give up callback records on a server if we actually talked to
that server (we might not be able to access a server).
- Fix some callback handling bugs, including refcounting,
whole-volume callbacks and when callbacks actually get broken in
response to a CB.CallBack op.
- Fix some server/address rotation bugs, including giving up if we
can't probe a server; giving up if a server says it doesn't have a
volume, but there are more servers to try.
- Fix the decoding of fetched statuses to be OpenAFS compatible.
- Fix the handling of server lookups in Cache Manager ops (such as
CB.InitCallBackState3) to use a UUID if possible and to handle no
server being found.
- Fix a bug in server lookup where not all addresses are compared.
- Fix the non-encryption of calls that prevents some servers from
being accessed (this also requires an AF_RXRPC patch that has
already gone in through the net tree).
There's also a patch that adds tracepoints to log Cache Manager ops
that don't find a matching server, either by UUID or by address"
* tag 'afs-fixes-20180514' of git://git.kernel.org/pub/scm/linux/kernel/git/dhowells/linux-fs:
afs: Fix the non-encryption of calls
afs: Fix CB.CallBack handling
afs: Fix whole-volume callback handling
afs: Fix afs_find_server search loop
afs: Fix the handling of an unfound server in CM operations
afs: Add a tracepoint to record callbacks from unlisted servers
afs: Fix the handling of CB.InitCallBackState3 to find the server by UUID
afs: Fix VNOVOL handling in address rotation
afs: Fix AFSFetchStatus decoder to provide OpenAFS compatibility
afs: Fix server rotation's handling of fileserver probe failure
afs: Fix refcounting in callback registration
afs: Fix giving up callbacks on server destruction
afs: Fix address list parsing
afs: Fix directory page locking
227 lines
9.7 KiB
JSON
227 lines
9.7 KiB
JSON
[
|
|
{,
|
|
"EventCode": "0x1E",
|
|
"EventName": "PM_CYC",
|
|
"BriefDescription": "Processor cycles"
|
|
},
|
|
{,
|
|
"EventCode": "0x30010",
|
|
"EventName": "PM_PMC2_OVERFLOW",
|
|
"BriefDescription": "Overflow from counter 2"
|
|
},
|
|
{,
|
|
"EventCode": "0x3C046",
|
|
"EventName": "PM_DATA_FROM_L21_SHR",
|
|
"BriefDescription": "The processor's data cache was reloaded with Shared (S) data from another core's L2 on the same chip due to a demand load"
|
|
},
|
|
{,
|
|
"EventCode": "0x4D05C",
|
|
"EventName": "PM_DP_QP_FLOP_CMPL",
|
|
"BriefDescription": "Double-Precion or Quad-Precision instruction completed"
|
|
},
|
|
{,
|
|
"EventCode": "0x4E04C",
|
|
"EventName": "PM_DPTEG_FROM_DMEM",
|
|
"BriefDescription": "A Page Table Entry was loaded into the TLB from another chip's memory on the same Node or Group (Distant) due to a data side request. When using Radix Page Translation, this count excludes PDE reloads. Only PTE reloads are included"
|
|
},
|
|
{,
|
|
"EventCode": "0x20016",
|
|
"EventName": "PM_ST_FIN",
|
|
"BriefDescription": "Store finish count. Includes speculative activity"
|
|
},
|
|
{,
|
|
"EventCode": "0x1504A",
|
|
"EventName": "PM_IPTEG_FROM_RL2L3_SHR",
|
|
"BriefDescription": "A Page Table Entry was loaded into the TLB with Shared (S) data from another chip's L2 or L3 on the same Node or Group (Remote), as this chip due to a instruction side request"
|
|
},
|
|
{,
|
|
"EventCode": "0x40132",
|
|
"EventName": "PM_MRK_LSU_FIN",
|
|
"BriefDescription": "lsu marked instr PPC finish"
|
|
},
|
|
{,
|
|
"EventCode": "0x3C05C",
|
|
"EventName": "PM_CMPLU_STALL_VFXU",
|
|
"BriefDescription": "Finish stall due to a vector fixed point instruction in the execution pipeline. These instructions get routed to the ALU, ALU2, and DIV pipes"
|
|
},
|
|
{,
|
|
"EventCode": "0x30066",
|
|
"EventName": "PM_LSU_FIN",
|
|
"BriefDescription": "LSU Finished a PPC instruction (up to 4 per cycle)"
|
|
},
|
|
{,
|
|
"EventCode": "0x2011C",
|
|
"EventName": "PM_MRK_NTC_CYC",
|
|
"BriefDescription": "Cycles during which the marked instruction is next to complete (completion is held up because the marked instruction hasn't completed yet)"
|
|
},
|
|
{,
|
|
"EventCode": "0x3E048",
|
|
"EventName": "PM_DPTEG_FROM_DL2L3_SHR",
|
|
"BriefDescription": "A Page Table Entry was loaded into the TLB with Shared (S) data from another chip's L2 or L3 on a different Node or Group (Distant), as this chip due to a data side request. When using Radix Page Translation, this count excludes PDE reloads. Only PTE reloads are included"
|
|
},
|
|
{,
|
|
"EventCode": "0x2E018",
|
|
"EventName": "PM_CMPLU_STALL_VFXLONG",
|
|
"BriefDescription": "Completion stall due to a long latency vector fixed point instruction (division, square root)"
|
|
},
|
|
{,
|
|
"EventCode": "0x1C04E",
|
|
"EventName": "PM_DATA_FROM_L2MISS_MOD",
|
|
"BriefDescription": "The processor's data cache was reloaded from a location other than the local core's L2 due to a demand load"
|
|
},
|
|
{,
|
|
"EventCode": "0x15048",
|
|
"EventName": "PM_IPTEG_FROM_ON_CHIP_CACHE",
|
|
"BriefDescription": "A Page Table Entry was loaded into the TLB either shared or modified data from another core's L2/L3 on the same chip due to a instruction side request"
|
|
},
|
|
{,
|
|
"EventCode": "0x34046",
|
|
"EventName": "PM_INST_FROM_L21_SHR",
|
|
"BriefDescription": "The processor's Instruction cache was reloaded with Shared (S) data from another core's L2 on the same chip due to an instruction fetch (not prefetch)"
|
|
},
|
|
{,
|
|
"EventCode": "0x1E058",
|
|
"EventName": "PM_STCX_FAIL",
|
|
"BriefDescription": "stcx failed"
|
|
},
|
|
{,
|
|
"EventCode": "0x300F0",
|
|
"EventName": "PM_ST_MISS_L1",
|
|
"BriefDescription": "Store Missed L1"
|
|
},
|
|
{,
|
|
"EventCode": "0x4C046",
|
|
"EventName": "PM_DATA_FROM_L21_MOD",
|
|
"BriefDescription": "The processor's data cache was reloaded with Modified (M) data from another core's L2 on the same chip due to a demand load"
|
|
},
|
|
{,
|
|
"EventCode": "0x2504A",
|
|
"EventName": "PM_IPTEG_FROM_RL4",
|
|
"BriefDescription": "A Page Table Entry was loaded into the TLB from another chip's L4 on the same Node or Group ( Remote) due to a instruction side request"
|
|
},
|
|
{,
|
|
"EventCode": "0x2003E",
|
|
"EventName": "PM_LSU_LMQ_SRQ_EMPTY_CYC",
|
|
"BriefDescription": "Cycles in which the LSU is empty for all threads (lmq and srq are completely empty)"
|
|
},
|
|
{,
|
|
"EventCode": "0x201E6",
|
|
"EventName": "PM_THRESH_EXC_32",
|
|
"BriefDescription": "Threshold counter exceeded a value of 32"
|
|
},
|
|
{,
|
|
"EventCode": "0x4405C",
|
|
"EventName": "PM_CMPLU_STALL_VDP",
|
|
"BriefDescription": "Finish stall because the NTF instruction was a vector instruction issued to the Double Precision execution pipe and waiting to finish. Includes binary floating point instructions in 32 and 64 bit binary floating point format. Not qualified multicycle. Qualified by vector"
|
|
},
|
|
{,
|
|
"EventCode": "0x4D010",
|
|
"EventName": "PM_PMC1_SAVED",
|
|
"BriefDescription": "PMC1 Rewind Value saved"
|
|
},
|
|
{,
|
|
"EventCode": "0x44042",
|
|
"EventName": "PM_INST_FROM_L3",
|
|
"BriefDescription": "The processor's Instruction cache was reloaded from local core's L3 due to an instruction fetch (not prefetch)"
|
|
},
|
|
{,
|
|
"EventCode": "0x200FE",
|
|
"EventName": "PM_DATA_FROM_L2MISS",
|
|
"BriefDescription": "Demand LD - L2 Miss (not L2 hit)"
|
|
},
|
|
{,
|
|
"EventCode": "0x2D14A",
|
|
"EventName": "PM_MRK_DATA_FROM_RL2L3_MOD_CYC",
|
|
"BriefDescription": "Duration in cycles to reload with Modified (M) data from another chip's L2 or L3 on the same Node or Group (Remote), as this chip due to a marked load"
|
|
},
|
|
{,
|
|
"EventCode": "0x10028",
|
|
"EventName": "PM_STALL_END_ICT_EMPTY",
|
|
"BriefDescription": "The number a times the core transitioned from a stall to ICT-empty for this thread"
|
|
},
|
|
{,
|
|
"EventCode": "0x2504C",
|
|
"EventName": "PM_IPTEG_FROM_MEMORY",
|
|
"BriefDescription": "A Page Table Entry was loaded into the TLB from a memory location including L4 from local remote or distant due to a instruction side request"
|
|
},
|
|
{,
|
|
"EventCode": "0x4504A",
|
|
"EventName": "PM_IPTEG_FROM_OFF_CHIP_CACHE",
|
|
"BriefDescription": "A Page Table Entry was loaded into the TLB either shared or modified data from another core's L2/L3 on a different chip (remote or distant) due to a instruction side request"
|
|
},
|
|
{,
|
|
"EventCode": "0x1404E",
|
|
"EventName": "PM_INST_FROM_L2MISS",
|
|
"BriefDescription": "The processor's Instruction cache was reloaded from a location other than the local core's L2 due to an instruction fetch (not prefetch)"
|
|
},
|
|
{,
|
|
"EventCode": "0x34042",
|
|
"EventName": "PM_INST_FROM_L3_DISP_CONFLICT",
|
|
"BriefDescription": "The processor's Instruction cache was reloaded from local core's L3 with dispatch conflict due to an instruction fetch (not prefetch)"
|
|
},
|
|
{,
|
|
"EventCode": "0x4E048",
|
|
"EventName": "PM_DPTEG_FROM_DL2L3_MOD",
|
|
"BriefDescription": "A Page Table Entry was loaded into the TLB with Modified (M) data from another chip's L2 or L3 on a different Node or Group (Distant), as this chip due to a data side request. When using Radix Page Translation, this count excludes PDE reloads. Only PTE reloads are included"
|
|
},
|
|
{,
|
|
"EventCode": "0x200F0",
|
|
"EventName": "PM_ST_CMPL",
|
|
"BriefDescription": "Stores completed from S2Q (2nd-level store queue)."
|
|
},
|
|
{,
|
|
"EventCode": "0x4E05C",
|
|
"EventName": "PM_LSU_REJECT_LHS",
|
|
"BriefDescription": "LSU Reject due to LHS (up to 4 per cycle)"
|
|
},
|
|
{,
|
|
"EventCode": "0x14044",
|
|
"EventName": "PM_INST_FROM_L3_NO_CONFLICT",
|
|
"BriefDescription": "The processor's Instruction cache was reloaded from local core's L3 without conflict due to an instruction fetch (not prefetch)"
|
|
},
|
|
{,
|
|
"EventCode": "0x3E04C",
|
|
"EventName": "PM_DPTEG_FROM_DL4",
|
|
"BriefDescription": "A Page Table Entry was loaded into the TLB from another chip's L4 on a different Node or Group (Distant) due to a data side request. When using Radix Page Translation, this count excludes PDE reloads. Only PTE reloads are included"
|
|
},
|
|
{,
|
|
"EventCode": "0x1F15E",
|
|
"EventName": "PM_MRK_PROBE_NOP_CMPL",
|
|
"BriefDescription": "Marked probeNops completed"
|
|
},
|
|
{,
|
|
"EventCode": "0x20018",
|
|
"EventName": "PM_ST_FWD",
|
|
"BriefDescription": "Store forwards that finished"
|
|
},
|
|
{,
|
|
"EventCode": "0x1D142",
|
|
"EventName": "PM_MRK_DATA_FROM_L31_ECO_SHR_CYC",
|
|
"BriefDescription": "Duration in cycles to reload with Shared (S) data from another core's ECO L3 on the same chip due to a marked load"
|
|
},
|
|
{,
|
|
"EventCode": "0x24042",
|
|
"EventName": "PM_INST_FROM_L3_MEPF",
|
|
"BriefDescription": "The processor's Instruction cache was reloaded from local core's L3 without dispatch conflicts hit on Mepf state. due to an instruction fetch (not prefetch)"
|
|
},
|
|
{,
|
|
"EventCode": "0x25046",
|
|
"EventName": "PM_IPTEG_FROM_RL2L3_MOD",
|
|
"BriefDescription": "A Page Table Entry was loaded into the TLB with Modified (M) data from another chip's L2 or L3 on the same Node or Group (Remote), as this chip due to a instruction side request"
|
|
},
|
|
{,
|
|
"EventCode": "0x3504A",
|
|
"EventName": "PM_IPTEG_FROM_RMEM",
|
|
"BriefDescription": "A Page Table Entry was loaded into the TLB from another chip's memory on the same Node or Group ( Remote) due to a instruction side request"
|
|
},
|
|
{,
|
|
"EventCode": "0x3C05A",
|
|
"EventName": "PM_CMPLU_STALL_VDPLONG",
|
|
"BriefDescription": "Finish stall because the NTF instruction was a scalar multi-cycle instruction issued to the Double Precision execution pipe and waiting to finish. Includes binary floating point instructions in 32 and 64 bit binary floating point format. Qualified by NOT vector AND multicycle"
|
|
},
|
|
{,
|
|
"EventCode": "0x2E01C",
|
|
"EventName": "PM_CMPLU_STALL_TLBIE",
|
|
"BriefDescription": "Finish stall because the NTF instruction was a tlbie waiting for response from L2"
|
|
}
|
|
] |